Abstract
In this paper, a compact 2D analytical modelling of surface potential and simulation of Si-Ge hetero-junction Dual Material Gate Vertical t-shape T-FET is presented. In the proposed model, device is divided into two gate-metal work function named as tunneling gate and auxiliary gate. Both the biasing voltage of source and drain will have controlled effect on the device’s surface potential which are used to access the depletion length of the tunneling junction. Therefore, the tunneling current will use the surface potential model as basic principle to drive the current model of the device. For solving the 2D Poisson equation with the necessary boundary conditions, parabolic approximation methods are employed. We test the reliability of surface potential on different parameters profile by varying it as a function of Si-Ge material mole-fraction, gate-source voltage, drain-source voltage, gate-oxide thickness, high k dielectric constant and different gate work function and various compound material used. Finally, we come out with the expression of the channel surface potential that will change in accordance with the drain and gate biasing voltage. The validity of the projected model has been confirm by showing agreement between the analytical findings and TCAD simulation results.
Article PDF
Similar content being viewed by others
Explore related subjects
Discover the latest articles, news and stories from top researchers in related subjects.Avoid common mistakes on your manuscript.
References
Koswatta SO, Lundstrom MS, Nikonov DE (2009) Performance comparison between pin tunneling transistors and conventional MOSFETs. IEEE Trans Electron Devices 56(3):456–465. https://doi.org/10.1109/TED.2008.2011934
Kim S, Choi WY (2017) Improved compact model for dual-gate tunnel field-effect transistors by the rigorous consideration of gate fringing field. Jpn J Appl Phys 56(8):084301
Choi WY, Park B-G, Lee JD, Liu T-JK (2007) Tunneling field-effect transistors (TFETs) with subthreshold swing (SS) less than 60 mV/dec. IEEE Electron Device Lett 28(8):743–745. https://doi.org/10.1109/LED.2007.901273
Khatami Y, Banerjee K (2009) Steep Subthreshold Slope n- and p-Type Tunnel-FET Devices for Low-Power and Energy- Efficient Digital Circuits. IEEE Trans Electron Devices 56(11):2752–2760. https://doi.org/10.1109/TED.2009.2030831
Krishnamohan T, Kim DH, Raghunathan S, Saraswat K (2008) Dual-Gate Strained-Ge Heterostructure Tunneling FET (TFET) With record high drive currents and≪ 60mV/dec subthreshold slope. In 2008 IEEE International Electron Devices Meeting, pp. 1–3. IEEE. https://doi.org/10.1109/IEDM.2008.4796839
Sant S, Schenk A (2015) Band-offset engineering for GeSn-Si-GeSn hetero tunnel FETs and the role of strain. IEEE J Electron Devices Soc 3(3):164–175. https://doi.org/10.1109/JEDS.2015.2390971
Sun M-C, Kim SW, Kim G, Kim HW, Lee JH, Shin H, and Park B-G (2010) Scalable embedded Ge-junction vertical-channel tunneling field-effect transistor for low-voltage operation." In 2010 IEEE Nanotechnology Materials and Devices Conference, pp. 286–290. IEEE, https://doi.org/10.1109/NMDC.2010.5652410
Toh E-H et al (2008) Device physics and design of germanium tunneling field-effect transistor with source and drain engineering for low power and high-performance applications. J Appl Phys 103(10):104504
Vandenberghe WG, et al (2008) Analytical model for a tunnel field-effect transistor." MELECON 2008-The 14th IEEE Mediterranean Electrotechnical Conference. IEEE. https://doi.org/10.1109/MELCON.2008.4618555
Boucart K, Ionescu AM (2007) Dual-gate tunnel FET with high-$\kappa $ gate dielectric. IEEE Trans Electron Devices 54(7):1725–1733. https://doi.org/10.1109/TED.2007.899389
Singh S, Vishvakarma SK, Raj B (2018) Analytical modeling of Split-gate junction-less transistor for a biosensor application, sensing and bio-sensing. Elsevier 18:31–36. https://doi.org/10.1016/j.sbsr.2018.02.001
Badgujjar, Soniya, et al (2019) Design and Analysis of Dual Source Vertical Tunnel Field Effect Transistor for High Performance. Transactions on Electrical and Electronic Materials : 1–9. https://doi.org/10.1007/s42341-019-00154-2
Nigam K, Kondekar P, Sharma D (2016) High frequency performance of dual metal gate vertical tunnel field effect transistor based on work function engineering. Micro Nano Lett 11(6):319–322. https://doi.org/10.1049/mnl.2015.0526
Dubey PK, Kaushik BK (2017) T-shape III-V heterojunction tunneling field-effect transistor. IEEE Trans Electron Devices 64(8):3120–3125. https://doi.org/10.1109/TED.2017.2715853
Kumar S, Raj B (2015) “Simulations and Modeling of TFET for Low Power Design” Chapter no. 21 in the book titled “Handbook of Research on Computational Simulation and Modeling in Engineering”. IGI Global, USA, pp 650–679. https://doi.org/10.4018/978-1-4666-8823-0.ch021
Chen S, Liu H, Wang S, Li W, Wang X, Lu Z (2018) Analog/RF Performance of T-Shape Gate Dual-Source Tunnel Field-Effect Transistor. Nanoscale Res Lett 13(1):321. https://doi.org/10.1186/s11671-018-2723-y
Wang P-Y, Tsui B-Y (Jan. 2016) Band engineering to improve average subthreshold swing by suppressing low electric field band-to-band tunneling with epitaxial tunnel layer tunnel FET structure. IEEE Trans Nanotechnol 15(1):74–79. https://doi.org/10.1109/TNANO.2015.2501829
Umar S, Raj B (2015) Compact channel potential analytical modeling of DG-TFET based on Evanescent-mode approach. J Comput Electron 14(3):820–827. https://doi.org/10.1007/s10825-015-0718-9
Arun Samuel TS, Balamurugan NB, Bhuvaneswari S, Sharmila D, Padmapriya K (2014) Analytical modelling and simulation of single-gate SOI TFET for low-power applications. Int J Electron 101(6):779–788. https://doi.org/10.1080/00207217.2013.796544
Nayfeh OM, Hoyt JL, Antoniadis DA (2009) Strained-$\hbox {Si} _ {1-x}\hbox {Ge} _ {x}/\hbox {Si} $ band-to-band tunneling transistors: impact of tunnel-junction germanium composition and doping concentration on switching behavior. IEEE Trans Electron Devices 56(10):2264–2269. https://doi.org/10.1109/TED.2009.2028055
Lee MJ, Choi WY (2011) Analytical model of single-gate silicon-on-insulator (SOI) tunneling field-effect transistors (TFETs). Solid State Electron 63(1):110–114. https://doi.org/10.1016/j.sse.2011.05.008
Wu C, Huang R, Huang Q, Wang C, Wang J, Wang Y (2014) An analytical surface potential model accounting for the dual-modulation effects in tunnel FETs. IEEE Trans Electron Devices 61(8):2690–2696. https://doi.org/10.1109/TED.2014.2329372
Sentaurus User’s Manual, Synopsys, Inc. (2017) Mountain View, CA, USA, 09
Semiconductor Industry Association (SIA) (2015) International Technology Roadmap for Semiconductors (ITRS)
Haddara YM, Ashburn P, Bagnall DM (2017) Silicon-Germanium: Properties, Growth and Applications. In: Kasap S, Capper P (eds) Springer Handbook of Electronic and Photonic Materials. Springer Handbooks. Springer, Cham. https://doi.org/10.1007/978-3-319-48933-9_22
Gholizadeh M, Hosseini SE (2014) A 2-D analytical model for dual-gate tunnel FETs. IEEE Trans Electron Devices 61(5):1494–1500. https://doi.org/10.1109/TED.2014.2313037
Prabhat V, Dutta AK (2016) Analytical surface potential and drain current models of dual-metal-gate dual-gate tunnel-FETs. IEEE Trans Electron Devices 63(5):2190–2196. https://doi.org/10.1109/TED.2016.2541181
Pandey P, Vishnoi R, Kumar MJ (2015) A full-range dual material gate tunnel field effect transistor drain current model considering both source and drain depletion region band-to-band tunneling. J Comput Electron 14(1):280–287. https://doi.org/10.1007/s10825-014-0649-x
Zhang L, He J, Chan M (2012) A compact model for dual-gate tunneling field-effect-transistors and its implications on circuit behaviors. 2012 International Electron Devices Meeting. IEEE. https://doi.org/10.1109/IEDM.2012.6478994
Kane EO (1961) Theory of tunneling. J Appl Phys 32(1):83–91
Acknowledgements
We thank the VLSI design group of NIT Jalandhar for their interest in this work and useful comments to draft the final form of the paper. The support of DST-SERB Project (ECR/2017/000922) is gratefully acknowledged. We would like to thank NIT Jalandhar for lab facilities and research environment to carry out this work.
Author information
Authors and Affiliations
Corresponding author
Additional information
Publisher’s Note
Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.
Rights and permissions
About this article
Cite this article
Singh, S., Raj, B. Analytical Modelling and Simulation of Si-Ge Hetero-Junction Dual Material Gate Vertical T-Shaped Tunnel FET. Silicon 13, 1139–1150 (2021). https://doi.org/10.1007/s12633-020-00505-2
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s12633-020-00505-2