Abstract
Accelerated simulation (acceleration) platforms play a pivotal role in the verification of today’s complex designs. Currently, acceleration is used with either adapted pre-silicon tools or post-silicon tools. We present a novel acceleration-only tool, which enables a fast and efficientmethodology for floatingpoint regression. We overcome the lack of test-bench in this environment through self-checking.
Access provided by Autonomous University of Puebla. Download to read the full chapter text
Chapter PDF
Similar content being viewed by others
Keywords
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
References
Incisive simulation acceleration deployment, http://www.cadence.com/rl/Resources/application_notes/CDN_Incisive_Simulation_Acceleration_Deployment.pdf
FDIV replacement program (statistical analysis of floating point flaw). Technical report (1994), http://www.intel.com/support/processors/pentium/sb/CS-013007.htm
Ludden, J.M., Rimon, M., Hickerson, B.G., Adir, A.: Advances in simultaneous multithreading testcase generation methods. In: Barner, S., Kroening, D., Raz, O. (eds.) HVC 2010. LNCS, vol. 6504, pp. 146–160. Springer, Heidelberg (2011)
Adir, A., Nahir, A., Ziv, A., Meissner, C., Schumann, J.: Reaching coverage closure in post-silicon validation. In: Barner, S., Kroening, D., Raz, O. (eds.) HVC 2010. LNCS, vol. 6504, pp. 60–75. Springer, Heidelberg (2011)
Aharoni, M., Asaf, S., Fournier, L., Koyfman, A., Nagel, R.: FPgen - a deep-knowledge test generator for floating point verification. In: Proceedings of the 8th High-Level Design Validation and Test Workshop, pp. 17–22 (2003)
Chen, S.-H., et al.: Hardware/software co-designed accelerator for vector graphics applications. In: 2011 IEEE 9th Symposium on Application Specific Processors (SASP), pp. 108–114 (June 2011)
Clarke, E.M., Grumberg, O., Peled, D.A.: Model Checking. MIT-Press (1999)
Copty, S., Fine, S., Ur, S., Yom-Tov, E., Ziv, A.: A probabilistic alternative to regression suites. Theor. Comput. Sci. 404(3), 219–234 (2008)
Darringer, J., Davidson, E., Hathaway, D., Koenemann, B., Lavin, M., Morrell, J., Rahmat, K., Roesner, W., Schanzenbach, E., Tellez, G., Trevillyan, L.: EDA in IBM: past, present, and future. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 19(12), 1476–1497 (2000)
Das, S., Mohanty, R., Dasgupta, P., Chakrabarti, P.P.: Synthesis of system verilog assertions. In: Proceedings of the Conference on Design, Automation and Test in Europe: Designers’ Forum, DATE 2006, Leuven, Belgium, pp. 70–75. European Design and Automation Association (2006)
Guralnik, E., Aharoni, M., Birnbaum, A.J., Koyfman, A.: Simulation-based verification of floating-point division. IEEE Trans. Computers 60(2), 176–188 (2011)
International technology roadmap for semiconductors 2009 edition - design. Website, http://www.itrs.net/Links/2009ITRS/2009Chapters_2009Tables/2009_Design.pdf
Kalla, R., Sinharoy, B.: POWER7: IBM’s next generation balanced POWER server chip. In: Hot Chips 21 (2009)
Matalon, S., et al.: Building transaction-based acceleration regression environment using plan-driven verification approach, http://www.cdnusers.org/community/incisive/Vtp_dvcon2007_tbaregression.pdf
May, C., Silha, E., Simpson, R., Warren, H. (eds.): The PowerPC Architecture. Morgan Kaufmann (1994)
Moffitt, M.D., Günther, G.E.: Scalable scheduling for hardware-accelerated functional verification. In: ICAPS (2011)
Naveh, Y., et al.: Constraint-based random stimuli generation for hardware verification. In: AAAI (2006)
Singerman, E., et al.: Transaction based pre-to-post silicon validation. In: DAC, pp. 564–568 (2011)
Storm, J.: Random test generators for microprocessor design validation (2006), http://www.inf.ufrgs.br/emicro
Wile, B., Goss, J.C., Roesner, W.: Comprehensive Functional Verification - The Complete Industry Cycle. Elsevier (2005)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2013 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Paul, J., Guralnik, E., Koyfman, A., Nahir, A., Panda, S.K. (2013). Leveraging Accelerated Simulation for Floating-Point Regression. In: Biere, A., Nahir, A., Vos, T. (eds) Hardware and Software: Verification and Testing. HVC 2012. Lecture Notes in Computer Science, vol 7857. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-39611-3_15
Download citation
DOI: https://doi.org/10.1007/978-3-642-39611-3_15
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-39610-6
Online ISBN: 978-3-642-39611-3
eBook Packages: Computer ScienceComputer Science (R0)