Abstract
In this work, power efficient butterfly unit based FFT architecture is presented. The butterfly unit is designed using floating-point fused arithmetic units. The fused arithmetic units include two-term dot product unit and add-subtract unit. In these arithmetic units, operations are performed over complex data values. A modified fused floating-point two-term dot product and an enhanced model for the Radix-4 FFT butterfly unit are proposed. The modified fused two-term dot product is designed using Radix-16 booth multiplier. Radix-16 booth multiplier will reduce the switching activities compared to Radix-8 booth multiplier in existing system and also will reduce the area required. The proposed architecture is implemented efficiently for Radix-4 decimation in time (DIT) FFT butterfly with the two floating-point fused arithmetic units. The proposed enhanced architecture is synthesized, implemented, placed and routed on a FPGA device using Xilinx ISE tool. It is observed that the Radix-4 DIT fused floating-point FFT butterfly requires 50.17% less space and 12.16% reduced power compared to the existing methods and the proposed enhanced model requires 49.82% less space on the FPGA device compared to the proposed design. Also, reduced power consumption is addressed by utilizing the reusability technique, which results in 11.42% of power reduction of the enhanced model compared to the proposed design.
Article PDF
Similar content being viewed by others
Avoid common mistakes on your manuscript.
References
IEEE Standard for Floating-Point Arithmetic, ANSI/IEEE Standard 754-2008 [S]. New York: IEEE, Inc., 2008.
MONTOYA R K, HOKENEK E, RUNYON S L. Design of the IBM RISC system/6000 floating-point execution unit [J]. IBM Journal of Research & Development, 1990, 34: 59–70.
HOKENEK E, MONTOYA R K, COOK P W. Second-generation RISC floating point with multiply-add fused [J]. IEEE J Solid-State Circuits, 1990, 25(5): 1207–1213.
AL-ASHRAFY M, SALEM A, ANIS W. An efficient implementation of floating point multiplier [C]// Electronics, Communications and Photonics Conference (SIECPC). Saudi International, Ryadh: IEEE, 2011: 1–5.
QUINNELL E, SWARTZLANDERE E, LEMONDS C. Bridge floating-point fused multiply-add design [J]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2008, 16(12): 1726–1730.
HUANG Li-bo, MA Sheng, SHEN Li, WANG Zhi-ying, XIAO Nong. Low-cost binary128 floating-point FMA unit design with SIMD support [J]. IEEE Transactions on Computers, 2012, 61(5): 745–751.
MOTTAGHI-DASTJERDI M, AFZALI-KUSHA A, PEDRAM M. BZ-FAD: A low-power low-area multiplier based on shift-and-add Architecture [J]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2009, 17(2): 302–306.
YAN Jin-tai, CHEN Zhi-wei. Low-cost low-power bypassing-based multiplier design [C]// IEEE International Symposium on Circuits and Systems Paris: IEEE, 2010: 2338–2341.
KUO Ko-chi, CHOU Chi-wen. Low power and high speed multiplier design with row bypassing and parallel architecture [J]. Microelectronics Journal, 2010, 10: 639–650.
PRABHU A S, ELAKYA V. Design of modified low power booth multiplier [C]// International Conference on Computing, Communication and Applications, Dindigul: IEEE, 2012: 1–6.
GALAL S, HOROWITZ M. Energy-efficient floating-point unit design [J]. IEEE Transactions on Computers, 2011, 60(7): 913–922.
REDDY B N K, SEKHAR M C, VEERAMACHANENI S, SRINIVAS M B. A novel low power error detection logic for inexact leading zero anticipator in floating point units [C]// VLSI Design and 13th International Conference on Embedded Systems,Mumbai: IEEE, 2014: 128–132.
SOHN J, SWARTZLANDER E E. Improved architectures for a floating-point fused dot product unit [C]// IEEE 21st Symposium on Computer, Arithmetic Proceeding ARITH’13, Anstin: IEEE, 2013: 41–48.
SWARTZLANDER E E, SALEH H H M. FFT Implementation with fused floating-point operations [J]. IEEE Transactions on Computers, 2012, 61(2): 284–288.
SOHN Jong-wook, SWARTZLANDER E E. Improved architectures for a fused floating-point add-subtract unit [J]. IEEE Transactions on Circuits and Systems—I: Regular Papers, 2012, 59(10): 2285–2291.
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Prabhu, E., Mangalam, H. & Karthick, S. Design of area and power efficient Radix-4 DIT FFT butterfly unit using floating point fused arithmetic. J. Cent. South Univ. 23, 1669–1681 (2016). https://doi.org/10.1007/s11771-016-3221-y
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s11771-016-3221-y