Abstract
The problem of partitioning a set of vectors with integer coordinates is considered with respect to the coordinate-wise and lexicographic order on vectors using automaton interpretation. An FPGA-based hardware implementation of three-valued logic operations is proposed to check the satisfiability of formulas of this logic.
Article PDF
Similar content being viewed by others
Explore related subjects
Discover the latest articles, news and stories from top researchers in related subjects.Avoid common mistakes on your manuscript.
References
S. L. Kryvyi and V. N. Opanasenko, “Partitioning a set of vectors with nonnegative integer coordinates using logical hardware,” Cybernetics and Systems Analysis, Vol. 54, No 2, 310–319 (2018).
S. Krivoi, “A criterion of compatibility of systems of linear Diophantine constraints,” Lect. Notes Comp. Sci., Vol. 2328, 264–271 (2002).
S. L. Kryvyi, “Algorithms for solving systems of linear Diophantine equations in residue fields,” Cybernetics and Systems Analysis, Vol. 43, No 2, 3–17 (2007).
A. V. Palagin and V. N. Opanasenko, “Reconfigurable computing technology,” Cybernetics and Systems Analysis, Vol. 43, No. 5, 675–686 (2007).
A. V. Palagin and V. N. Opanasenko, “Design and application of the PLD-based reconfigurable devices,” in: M. Adamski, A. Barkalov, and M. Wegrzyn (eds.), Design of Digital Systems and Devices; Lecture Notes in Electrical Engineering, Springer, Berlin-Heidelberg, Vol. 79, 59–91 (2011).
V. Opanasenko and S. Kryvyi, “Synthesis of multilevel structures with multiple outputs,” in: CEUR Workshop Proceeding of 10th International Conference of Programming (UkrPROG 2016), Vol. 1631, Code 122904, Kyiv, Ukraine (2016), pp. 32–37.
Y. P. Kondratenko and E. Gordienko, “Implementation of the neural networks for adaptive control system on FPGA,” in: B. Katalinic (ed.), Annals of DAAAM for 2012 & Proc. 23rd DAAAM Intern. Symp. on Intelligent Manufacturing and Automation, Vol. 23, No. 1, Vienna, Austria (2012), pp. 0389–0392.
Y. Kondratenko and V. Kondratenko, “Soft computing algorithm for arithmetic multiplication of fuzzy sets based on universal analytic models,” in: Information and Communication Technologies in Education, Research, and Industrial Application, Ser. Communications in Computer and Information Science, Vol. 469 (2014), pp. 49–77.
A. V. Palagin, V. N. Opanasenko, and S. L. Kryvyi, “Resource and energy optimization oriented development of FPGA-based adaptive logical networks for classification problem,” in: V. Kharchenko, Y. Kondratenko, and J. Kacprzyk (eds.), Green IT Engineering: Components, Networks and Systems Implementation, Vol. 105 (2017), pp. 195–218. DOI: 10.1007 978-3-319-55595-9_10.
V. N. Opanasenko and S. L. Kryvyi, “Synthesis of neural-like networks on the basis of conversion of cyclic hamming codes.” Cybernetics and Systems Analysis, Vol. 53, No. 4, 627-635 (2017).
A. Palagin and V. Opanasenko, “The implementation of extended arithmetic on FPGA-based structures,” in: Proc. 9th IEEE Intern. Conf. on Intelligent Data Acquisition and Advanced Computing Systems: Technology and Applications (IDAACS’2017) (2017), pp. 1014–1019.
J. Drozd, A. Drozd, S. Antoshchuk, A. Kushnerov, and V. Nikul, “Effectiveness of matrix and pipeline FPGA-based arithmetic components of safety-related systems,” in: Proc. 8th IEEE Intern. Conf. on Intelligent Data Acquisition and Advanced Computing Systems: Technology and Applications, Warsaw, Poland (2015), pp. 785–789.
R. Woods, J. McAllister, G. Lightbody, and Yi. Ying, FPGA-Based Implementation of Signal Processing Systems, Wiley, Chichester (2008).
V. M. Glushkov, A. A. Letichevskii, and A. B. Godlevskii, Synthesis Methods for Discrete Models of Biological Systems [in Russian], Vyshcha Shkola, Kyiv (1983).
J. Anderson, Automata Theory with Modern Applications, Cambridge University Press, Cambridge (2006).
J. Lukasiewicz, Aristotle’s Syllogistic from the Standpoint of Modern Formal Logic [Russian translation], Inostr. Literatura, Moscow (1959).
Author information
Authors and Affiliations
Corresponding author
Additional information
Translated from Kibernetika i Sistemnyi Analiz, No. 3, May–June, 2019, pp. 136–148.
Rights and permissions
About this article
Cite this article
Kryvyi, S.L., Opanasenko, V.M. & Zavyalov, S.B. Partitioning a Set of Vectors with Integer Coordinates by Means of Logical Hardware. Cybern Syst Anal 55, 462–473 (2019). https://doi.org/10.1007/s10559-019-00154-3
Received:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s10559-019-00154-3