Abstract
Theoretical bases of construction and designing of the PLD–based reconfigurable devices, including the new formalized design techniques of construction and dynamic reconfiguration of architecture and structure of digital devices with a high degree of reconfiguration, corresponding with properties of performing algorithms, constructive and technological features PLD, and also tool means of their designing, are presented. Bases of the theory of adaptive logic networks, intended for the solution of a wide class of tasks by direct structural realization of algorithms of processing and direct representation of input data to output data by functional and structural customization for universal components of a network, are developed. Synthesis algorithms of adaptive logic networks on the classes of tasks set are developed. Design techniques of the computer systems with using of the standard CAD PLD (ISE Foundation) are developed. The structure of the reconfigurable computer system with the open library of configuration files for basic parametrical blocks, including the threshold device, Hemming adder, sorting devices, median filters, matrix multipliers etc. are designed.
Access provided by Autonomous University of Puebla. Download to read the full chapter text
Chapter PDF
Similar content being viewed by others
Keywords
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
References
Estrin, G., Turn, R.: Parallel processing in a restructurable computer. IEEE Transaction on Electronic Computers EC 12(6), 747–755 (1963)
Athanas, P.M., Schewel, J., McHenry, J.T., James–Roxby, P.B.: Reconfigurable Technology: FPGAs and Reconfigurable Processors for Computing and Communication. In: SPIE International Society for Optical Engineering, p. 174 (2001)
Villasenor, J., Mangione–Smith, W.H.: Configurable Computing, http://www.vcc.com
Lord, E., Cantle, A.J., Dr Devlin, M., Shand, D.: COTS Platform for the Development of Re-configurable Processing in Aerospace Systems. White paper, http://www.nallatech.com
Schewel, J.: Hardware / Software Co–Design System using Configurable Computing Technology, http://www.vcc.com
Palagin, A.V., Opanasenko, V.N.: Reconfigurable computing technology. Cybernetics and Systems Analysis 43(5), 675–686 (2007)
Palagin, A.V., Opanasenko, V.N., Sakharin, V.G.: Features of Digital Devices Design of Modern PLD of the Xilinx Incorporation. Journal of Automation and Information Sciences 33(3), 80–89 (2001)
Cosoroaba, A., Rivoallon, F.: Achieving Higher System Performance with the Virtex–5 Family of FPGAs. Xilinx Inc. White Paper WP245 (v1.1) May 17 (2006), http://www.xilinx.com
Chang, C., Wawrzynek, J., Brodersen, R.W.: BEE2: A High–End Reconfigurable Computing System. IEEE Design and Test of Computers 22(2), 114–125 (2005)
Bruck, J., Blaum, M.: Neural networks, error–correcting codes, and polynomials over the binary n–cube. IEEE Transactions on information theory 35(5), 976–987 (1989)
Palagin, A.V., Opanasenko, V.N., Chigirik, L.G.: Synthesis of a Hamming network on a basis of programmable logic integrated circuits. Engineering Simulation 13, 651–666 (1996)
Astola, J., Haavisto, P., Neuvo, Y.: Vector median filters. Proc. of the IEEE 78(4), 678–689 (1990)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2011 Springer-Verlag Berlin Heidelberg
About this chapter
Cite this chapter
Palagin, A.V., Opanasenko, V.M. (2011). 3 Design and Application of the PLD-Based Reconfigurable Devices. In: Adamski, M., Barkalov, A., Węgrzyn, M. (eds) Design of Digital Systems and Devices. Lecture Notes in Electrical Engineering, vol 79. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-17545-9_3
Download citation
DOI: https://doi.org/10.1007/978-3-642-17545-9_3
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-17544-2
Online ISBN: 978-3-642-17545-9
eBook Packages: EngineeringEngineering (R0)