Abstract
This paper applies to the scientific area of electronic design automation (EDA) and addresses the automatic sizing of analog integrated circuits (ICs). Particularly, this work presents an innovative approach to enhance a state-of-the-art layout-aware circuit-level optimizer (GENOM-POF), by embedding statistical knowledge from an automatically generated gradient model into the multi-objective multi-constraint optimization kernel based on the NSGA-II algorithm. The approach was validated with typical analog circuit structures, using the UMC 0.13 μm integration technology, showing that, by enhancing the circuit sizing optimization kernel with the gradient model, the optimal solutions are achieved, considerably, faster and with identical or superior accuracy. Finally, the results are Pareto Optimal Fronts (POFs), which consist of a set of fully compliant sizing solutions, allowing the designer to explore the different trade-offs of the solution space, both through the achieved device sizes, or the respective layout solutions.
Chapter PDF
Similar content being viewed by others
Keywords
References
Gielen, G.G.E.: CAD tools for embedded analogue circuits in mixed-signal integrated systems on chip. IEE Proceeding on Computers and Digital Techniques 152(3), 317–332 (2005)
International Technology Roadmap for Semiconductors 2012 Edition, http://public.itrs.net/
Lourenço, N., Horta, N.: GENOM-POF: Multi-Objective Evolutionary Synthesis of Analog ICs with Corners Validation. In: GECCO 2012: Proceedings of the Fourteenth International Conference on Genetic and Evolutionary Computation Conference (July 2012)
Deb, K., Pratap, A., Agarwal, S., Meyarivan, T.: A fast and elitist multiobjective genetic algorithm: NSGA-II. IEEE T. Evolut. Comput. 6(2), 182–197 (2002), doi: http://dx.doi.org/10.1109/4235.996017
Degrauwe, M.G.R., Nys, O., Dijkstra, E., et al.: IDAC an interactive design tool for analog CMOS circuits. IEEE Journal of Solid-State Circuits 22(6), 1106–1116 (1987)
del Mar Hershenson, M., Boyd, S.P., Lee, T.H.: GPCAD: a tool for CMOS op-amp synthesis. In: International Conference on Computer-Aided Design, Digest of Technical Papers of the IEEE/ACM, November 8-12, pp. 296–303 (1998)
Kuo-Hsuan, M., Po-Cheng, P., Hung-Ming, C.: Integrated hierarchical synthesis of analog/RF circuits with accurate performance mapping. In: International Symposium on Quality Electronic Design, Santa Clara, California, USA, March 14-16, pp. 1–8 (2011), doi:10.1109/ISQED.2011.5770817
Phelps, R., Krasnicki, M., Rutenbar, R.A., et al.: Anaconda: simulation-based synthesis of analog circuits via stochastic pattern search. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 19(6), 703–717 (2000)
Barros, M.F.M., Guilherme, J.M.C., Horta, N.C.G.: Analog circuits and systems optimization based on evolutionary computation techniques. Springer, Berlin (2010)
Deniz, E., Dundar, G.: Hierarchical performance estimation of analog blocks using Pareto Fronts. In: Conference on Ph.D. Research in Microelectronics and Electronics Berlin, Germany, July 18-21, pp. 1–4 (2010)
Martins, R., Lourenço, N., Guilherme, J., Horta, N.: AIDA: Automated Analog IC Design Flow from Circuit Level to Layout. In: SMACD 2012, International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (September 2012)
Martins, R., Lourenco, N., Horta, N.: LAYGEN II: Automatic Analog ICs Layout Generator based on a Template Approach. In: Proceedings of the Genetic and Evolutionary Computation Conference, Philadelphia, USA, July 7-11 (2012)
Montgomery, D.C.: Design and Analysis of Experiments, 5th edn. John Wiley and Sons, New York (2001)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2013 IFIP International Federation for Information Processing
About this paper
Cite this paper
Rocha, F., Martins, R., Lourenço, N., Horta, N. (2013). Enhancing a Layout-Aware Synthesis Methodology for Analog ICs by Embedding Statistical Knowledge into the Evolutionary Optimization Kernel. In: Camarinha-Matos, L.M., Tomic, S., Graça, P. (eds) Technological Innovation for the Internet of Things. DoCEIS 2013. IFIP Advances in Information and Communication Technology, vol 394. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-37291-9_57
Download citation
DOI: https://doi.org/10.1007/978-3-642-37291-9_57
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-37290-2
Online ISBN: 978-3-642-37291-9
eBook Packages: Computer ScienceComputer Science (R0)