Abstract
NULL Convention Logic (NCL) is one of the mainstream asynchronous logic design paradigms. NCL circuits use threshold gates with hysteresis. In this chapter, the transistor-level CMOS design of NCL gates is investigated, and various gate styles are introduced and compared to each other. In addition, a novel approach to design static NCL gates is introduced. The new approach is based on integrating each pair of pull-up and pull-down transistor networks into one composite transistor network. The new static gates are then compared to the original ones in terms of delay, area, and energy consumption. It will be shown that the new gate style is significantly faster with negligible area and energy overhead.
Chapter PDF
Similar content being viewed by others
References
Beerel, P.A., Ozdag, R.O., Ferretti, M.: A designer’s guide to asynchronous VLSI. Cambridge University Press (2010)
Smith, S.C., Di, J.: Designing asynchronous circuits using NULL Convention Logic (NCL). In: Synthesis Lectures on Digital Circuits and Systems, vol. 4/1. Morgan & Claypool Publishers (2009)
Fant, K.M.: Logically Determined Design: Clockless System Design with NULL Convention Logic. Wiley-Interscience (2005)
Ligthart, M., Fant, K., Smith, R., Taubin, A., Kondratyev, A.: Asynchronous design using commercial HDL synthesis tools. In: Proc. Sixth Int. Symp. on Advanced Research in Asynchronous Circ. and Syst., pp. 114–125 (April 2000)
McCardle, J., Chester, D.: Measuring an asynchronous processor’s power and noise. In: Proc. Synopsys Users Group Conf. (SNUG). Synopsys, Mountain View, Calif., pp. 66–70 (2001)
Parsan, F.A., Al-Assadi, W.K., Smith, S.C.: Gate Mapping Automation for Asynchronous NULL Convention Logic Circuits. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. (to be published), http://dx.doi.org/10.1109/TVLSI.2012.2231889
Shams, M., Ebergen, J.C., Elmasry, M.I.: Modeling and comparing CMOS implementations of the C-element. IEEE Trans. on Very Large Scale Integ. (VLSI) Syst. 6, 563–567 (1998)
Sobelman, G.E., Fant, K.: CMOS circuit design of threshold gates with hysteresis. In: Proc. of the IEEE Int. Symp. on Circ. and Syst., vol. 2, 62, pp. 61–64 (June 1998)
Yancey, S., Smith, S.C.: A differential design for C-elements and NCL gates. In: 53rd IEEE Int. Midwest Symp. on Circ. and Syst., pp. 632–635 (August 2010)
Parsan, F.A., Smith, S.C.: CMOS implementation of static threshold gates with hysteresis: A new approach. In: 2012 IEEE/IFIP 20th International Conference on VLSI and System-on-Chip (VLSI-SoC), pp. 41–45 (October 2012)
Seitz, C.L.: System timing. In: Introduction to VLSI Systems, pp. 218–262. Addison-Wesley, MA (1980)
Berkel, K.V.: Beware the isochronic fork. Integr. VLSI J. 13, 103–128 (1992)
Verhoeff, T.: Delay-insensitive codes – an overview. Distributed Computing 3, 1–8 (1988)
Muller, D.E.: Asynchronous logics and application to information processing. Stanford Univ. Press, Stanford (1963)
Shams, M., Ebergen, J.C., Elmasry, M.I.: Optimizing CMOS implementations of the C-element. In: Proc. of IEEE Int. Conf. on Comp. Design, pp. 700–705 (October 1997)
Parsan, F.A., Smith, S.C.: CMOS implementation comparison of NCL gates. In: 2012 IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS), pp. 394–397 (August 2012)
Li, D., Mazumder, P.: On circuit techniques to improve noise immunity of CMOS dynamic logic. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 12, 910–925 (2004)
Heller, L., Griffin, W., Davis, J., Thoma, N.: Cascode voltage switch logic: A differential CMOS logic family. IEEE Int. Solid-State Cir. Conf. Digest of Tech. Papers, vol. XXVII, pp. 16–17 (February 1984)
Smith, S.C., DeMara, R.F., Yuan, J.S., Hagedorn, M., Ferguson, D.: Delay-insensitive gate-level pipelining. The VLSI Journal Integ. 30, 103–131 (2001)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2013 IFIP International Federation for Information Processing
About this paper
Cite this paper
Parsan, F.A., Smith, S.C. (2013). CMOS Implementation of Threshold Gates with Hysteresis. In: Burg, A., Coṣkun, A., Guthaus, M., Katkoori, S., Reis, R. (eds) VLSI-SoC: From Algorithms to Circuits and System-on-Chip Design. VLSI-SoC 2012. IFIP Advances in Information and Communication Technology, vol 418. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-45073-0_11
Download citation
DOI: https://doi.org/10.1007/978-3-642-45073-0_11
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-45072-3
Online ISBN: 978-3-642-45073-0
eBook Packages: Computer ScienceComputer Science (R0)