Abstract
With the wide-spread practical applications of AES, not only high performance, but also strong reliability is desirable to all the cryptosystem. In this paper, a lightweight concurrent AES error detection scheme which is based on the algorithm based fault tolerant (ABFT) technique is proposed. Two versions of scheme are presented to satisfy different application requirements. The first general version scheme can detect single error for the whole AES process with high efficiency. Another run-time version scheme is used to immediately end the error round with no time delay and no computation wasted on the rest rounds for propagating errors. Utilizing the ready-made arithmetic units in AES, single error can be detected by the sender and prevent the misdirected information from sending out. The results of the hardware FPGA implementation and simulation show that the proposed scheme can be integrated both on software and hardware without making many changes to the original AES implementation.
Access provided by Autonomous University of Puebla. Download to read the full chapter text
Chapter PDF
Similar content being viewed by others
References
Bertoni, G., Breveglieri, L., Koren, I., Maistri, P., Piuri, V.: On the propagation of faults and their detection in a hardware implementation of the advanced encryption standard. In: 13th IEEE International Conference on Application-Specific Systems, Architectures and Processors (ASAP 2002), p. 303 (2002)
Bertoni, G., Breveglieri, L., Koren, I., Maistri, P., Piuri, V.: A parity code based fault detection for an implementation of the advanced encryption standard. In: 17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT 2002), p. 51 (2002)
Breveglieri, L., Koren, I., Maistri, P.: Incorporating error detection and online reconfiguration into a regular architecture for the advanced encryption standard. In: 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT 2005), pp. 72–80 (2005)
Bertoni, G., Breveglieri, L., Koren, I., Maistri, P., Piuri, V.: Detecting and locating faults in VLSI implementations of the advanced encryption standard. In: 18th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT 2003), p. 105 (2003)
Bertoni, G., Breveglieri, L., Koren, I., Maistri, P., Piuri, V.: Error analysis and detection procedures for a hardware implementation of the advanced encryption standard. IEEE Transactions on Computers, 492–505 (April 2003)
Bertoni, G., Breveglieri, L., Koren, I., Maistri, P., Piuri, V.: Low cost concurrent error detection for the advanced encryption standard. IEEE Transactions on Computers, 492–505 (2003)
Bertoni, G., Breveglieri, L., Koren, I., Maistri, P., Piuri, V.: An efficient hardware-based fault diagnosis scheme for AES: performances and cost. In: 19th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT 2004), pp. 130–138 (2004)
Karpovsky, M., Kulikowski, K.J., Taubin, A.: Robust protection against fault-injection attacks on smart cards implementing the advanced encryption standard. In: International Conference on Dependable Systems and Networks (DSN 2004), p. 93 (2004)
Yen, C.-H., Wu, B.-F.: Simple error detection methods for hardware implementation of Advanced Encryption Standard. IEEE Transactions on Computers, 720–731 (2006)
Breveglieri, L., Koren, I., Maistri, P.: An operation-centered approach to fault detection in symmetric cryptography ciphers. IEEE Transactions on Computers, 635–649 (2007)
Karri, R., Wu, K., Mishra, P., Kim, Y.: A fault tolerant architecture for symmetric block ciphers. In: IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT 2001), p. 0427 (2001)
Kermani, M.M., Reyhani-Masoleh, A.: Parity-based fault detection architecture of S-box for Advanced Encryption Standard. In: 21st IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT 2006), pp. 572–580 (2006)
Mozaffari-Kermani, M., Reyhani-Masoleh, A.: A structure-independent approach for fault detection hardware implementations of the Advanced Encryption Standard. In: Workshop on Fault Diagnosis and Tolerance in Cryptography (FDTC 2007), pp. 47–53 (2007)
Breveglieri, L., Koren, I., Maistri, P.: Detection faults in four symmetric key block ciphers. In: 15th IEEE International Conference on Application-Specific Systems, Architectures and Processors (ASAP 2004), pp. 258–268 (2004)
Maistri, P., Vanhauwaert, P., Leveugle, R.: Evaluation of register-level protection techniques for the Advanced Encryption Standard by multi-level fault injections. In: 22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT 2007), pp. 499–507 (2007)
Valinataj, M., Safari, S.: Fault tolerant arithmetic operations with multiple error detection and correction. In: 22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT 2007), pp. 188–196 (2007)
Karri, R., Kuznetsov, G., Goessel, M.: Concurrent error detection in block ciphers. In: International Test Conference 2003 (ITC 2003), p. 919 (2003)
Patel, J.H., Fung, L.Y.: Concurrent error detection in ALU’s by recomputing with shifted operands. IEEE Trans. Comput. C-31, 589–595 (1982)
Gulati, R.K., Reddy, S.M.: Concurrent error detection in VLSI array structures. In: Proc. IEEE Internet, Conf. on Computer Design, pp. 488–491 (1986)
Kuhn, R.H.: Yield enchancement by fault-tolerant systolic arrays in VLSI and modern signal processing, pp. 178–184. Prentice-Hall, Englewood Cliffs (1985)
Qin, H., Sasao, T., Iguchi, Y.: An FPGA design of AES encryption circuit with 128-bit keys. In: Great Lakes Symposium on VLSI, Proceedings of the 15th ACM Great Lakes Symposium on VLSI, Chicago, Illinois, USA, pp. 147–151 (2005)
Guürkaynak, F.K., Burg, A., Felber, N., Fichtner, W., Gasser, D., Hug, F., Kaeslin, H.: A 2 Gb/s balanced AES crypto-chip implementation. In: Great Lakes Symposium on VLSI, Proceedings of the 14th ACM Great Lakes Symposium on VLSI, Boston, MA, USA, pp. 39–40 (2004)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2010 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Zhang, C.N., Yu, Q., Liu, X.W. (2010). An Algorithm Based Concurrent Error Detection Scheme for AES. In: Heng, SH., Wright, R.N., Goi, BM. (eds) Cryptology and Network Security. CANS 2010. Lecture Notes in Computer Science, vol 6467. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-17619-7_3
Download citation
DOI: https://doi.org/10.1007/978-3-642-17619-7_3
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-17618-0
Online ISBN: 978-3-642-17619-7
eBook Packages: Computer ScienceComputer Science (R0)