Abstract
In this article, we present a flexible simulation environment for embedded real-time software refinement by a mixed level cosimulation. For this, we combine the native speed of an abstract real-time operating system (RTOS) model in SystemC with dynamic binary translation for fast Instruction Set Simulation (ISS) by QEMU. In order to support stepwise RTOS software refinement from system level to the target software, each task can be separately migrated between the native execution and the ISS. By adapting the dynamic binary translation approach to an efficient but yet very accurate synchronization scheme the overhead of QEMU user mode execution is only factor two compared to native SystemC. Furthermore, the simulation speed increases almost linearly according to the utilization of the task set abstracted by the native execution. Hereby, the simulation time can be considerably reduced by cosimulating just a subset of tasks on QEMU.
Chapter PDF
Similar content being viewed by others
Keywords
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
References
Homepage of SystemC: http://www.systemc.org/
Homepage of ORCOS: https://orcos.cs.uni-paderborn.de/orcos/
Becker, M., Di Guglielmo, G., Fummi, F., Mueller, W., Pravadelli, G., Xie, T.: Rtos-aware refinement for tlm2.0-based hw/sw designs. In: DATE 2010: Proceedings of the conference on Design, automation and test in Europe (2010)
Becker, M., Zabel, H., Müller, W.: Integration astrakter RTOS-Simulation in den Entwurf eingebetteter automobiler E/E-systeme. In: MBMV 2009: Proceedings of the 12th Workshop of Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (March 2008)
Bellard, F.: Qemu, a fast and portable dynamic translator. In: ATEC 2005: Proceedings of the annual conference on USENIX Annual Technical Conference, p. 41. USENIX Association, Berkeley (2005)
Buttazzo, G.C., Buttanzo, G.: Hard Real-Time Computing Systems: Predictable Scheduling Algorithms and Applications. Kluwer Academic Publishers, Norwell (1997)
Destro, P., Fummi, F., Pravadelli, G.: A smooth refinement flow for co-designing hw and sw threads. In: DATE 2007: Proceedings of Design, Automation and Test in Europe. IEEE Computer Society, New York (2007)
Gajski, D., Zhu, J., Dömer, R., Gerstlauer, A., Zhao, S.: SpecC: Specification Language and Methology. Kluwer Academic Publishers, Norwell (2000)
Gerstlauer, A., Yu, H., Gajski, D.: RTOS Modeling for System Level Design. In: DATE 2003: Design, Automation and Test in Europe (2003)
Gligor, M., Fournel, N., Pétrot, F.: Using binary translation in event driven simulation for fast and flexible mpsoc simulation. In: CODES+ISSS 2009: Proceedings of the 7th IEEE/ACM international conference on Hardware/software codesign and system synthesis, pp. 71–80. ACM, New York (2009)
AbdElSalam Hassan, H.M., Sakanushi, K., Takeuchi, Y., Imai, M.: RTK-Spec TRON: A Simulation Model of an ITRON Based RTOS Kernel in SystemC. In: DATE 2005: Proceedings of the conference on Design, Automation and Test in Europe, pp. 554–559. IEEE Computer Society, Washington (2005)
Krause, M., Brinkmann, O., Rosenstiel, W.: A SystemC-based Software and Communication Refinement Framework for Distributed Embedded Systems (2006)
Krause, M., Englert, D., Bringmann, O., Rosenstiel, W.: Combination of instruction set simulation and abstract rtos model execution for fast and accurate target software evaluation. In: CODES/ISSS 2008: Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis, pp. 143–148. ACM, New York (2008)
Monton, M., Portero, A., Moreno, M., Martinez, B., Carrabina, J.: Mixed SW/SystemC SoC Emulation Framework (2007)
Posadas, H., Adamez, J.A., Villar, E., Blasco, F., Escuder, F.: RTOS modeling in SystemC for real-time embedded SW simulation: A POSIX model. Design Automation for Embedded Systems 10(4), 209–227 (2005)
Schirner, G., Dömer, R.: Introducing preemptive scheduling in abstract rtos models using result oriented modeling. In: DATE 2008: Proceedings of Design, Automation and Test in Europe. IEEE Computer Society, New York (2008)
Wu, M.-H., Lee, W.-C., Chuang, C.-Y., Tsay, R.-S.: Automatic generation of software tlm in multiple abstraction layers for efficient hw/sw co-simulation. In: DATE 2010: Proceedings of the conference on Design, automation and test in Europe (2010)
Yu, H.: Software Synthesis for System-on-Chip. PhD thesis, University of California, Irvine (2005)
Zabel, H., Mueller, W., Gerstlauer, A.: Accurate RTOS Modeling and Analysis with SystemC. In: Hardware-dependent Software, pp. 233–260 (2009)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2010 IFIP
About this paper
Cite this paper
Becker, M., Zabel, H., Mueller, W. (2010). A Mixed Level Simulation Environment for Stepwise RTOS Software Refinement. In: Hinchey, M., et al. Distributed, Parallel and Biologically Inspired Systems. DIPES BICC 2010 2010. IFIP Advances in Information and Communication Technology, vol 329. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-15234-4_15
Download citation
DOI: https://doi.org/10.1007/978-3-642-15234-4_15
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-15233-7
Online ISBN: 978-3-642-15234-4
eBook Packages: Computer ScienceComputer Science (R0)