Abstract
In this paper we present a hardware architecture for a Support Vector Machine intended for vision applications to be implemented in a FPGA device. The architecture computes the contribution of each support vector in parallel without performing multiplications by using a CORDIC algorithm and a hardware-friendly kernel function. Additionally input images are not preprocessed for feature extraction as each image is treated as a point in a high dimensional space.
Access provided by Autonomous University of Puebla. Download to read the full chapter text
Chapter PDF
Similar content being viewed by others
References
Malamas, E.N., Petrakis, E.G.M., Zervakis, M., Petit, L., Legat, J.: A survey on industrial vision systems, applications and tools. Image and Vision Computing 21, 171–188 (2003)
Pontil, M., Verri, A.: Support Vector Machines for 3D Object Recognition. IEEE Transactions on Pattern Analysis and Machine Intelligence 20(6), 637–646 (1998)
Bouyssounouse, B., Sifakis, J. (eds.): Embedded Systems Design. LNCS, vol. 3436. Springer, Heidelberg (2005)
Yang, F., Paindavoine, M.: Implementation of an RBF Neural Network on Embedded Systems: Real-Time Face Tracking and Identity Verification. IEEE Transactions on Neural Networks 14(5), 1162–1175 (2003)
Lee, P., Costa, E., McBader, S., Clementel, L., Sartori, A.: LogTOTEM: A Logarithmic Neural Processor and its Implementation on an FPGA Fabric. In: IJCNN 2007, Orlando, FL (2007)
http://www1.cs.columbia.edu/CAVE/software/softlib/coil-100.php
Anguita, D., Boni, A., Ridella, S.: A Digital Architecture for Support Vector Machines: Theory, Algorithm and FPGA Implementation. IEEE Transactions on Neural Networks 14(5), 993–1009 (2003)
Boni, A., Pianegiani, F., Petri, D.: Low-Power and Low-Cost Implementations of SVM for Smart Sensors. IEEE Transactions on Instrumentation and Measurements 56(1), 39–44 (2007)
Vapnik, V.N.: The Nature of Statistical Learning Theory. Springer, New York (1995)
Anguita, D., Pischiutta, S., Ridella, S., Sterpi, D.: Feed-Forward Support Vector Machine Without Multipliers. IEEE Transactions on Neural Networks 17(5), 1328–1331 (2006)
Andraka, R.: A survey of CORDIC algorithms for FPGA based computers. In: Proc. ACM/SIGDA 6th Int. Symp.Field Programmable Gate Array, Monterey, CA, pp. 191–200 (1998)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2009 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Ruiz-Llata, M., Yébenes-Calvino, M. (2009). FPGA Implementation of Support Vector Machines for 3D Object Identification. In: Alippi, C., Polycarpou, M., Panayiotou, C., Ellinas, G. (eds) Artificial Neural Networks – ICANN 2009. ICANN 2009. Lecture Notes in Computer Science, vol 5768. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-04274-4_49
Download citation
DOI: https://doi.org/10.1007/978-3-642-04274-4_49
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-04273-7
Online ISBN: 978-3-642-04274-4
eBook Packages: Computer ScienceComputer Science (R0)