Abstract
This chapter investigates some restructuring techniques based on decomposition and factorization, with the objective to move critical signals toward the output while minimizing area. A specific application is synthesis for minimum switching activity (or high performance), with minimum area penalty, where decompositions with respect to specific critical variables are needed (the ones of highest switching activity, for example). In order to reduce the power consumption of the circuit, the number of gates that are affected by the switching activity of critical signals is maintained constant. This chapter describes new types of factorization that extend Shannon cofactoring and are based on projection functions that change the Hamming distance among the original minterms to favor logic minimization of the component blocks. Moreover, the proposed algorithms generate and exploit don’t care conditions in order to further minimize the final circuit. The related implementations, called P-circuits, show experimentally promising results in area with respect to classical Shannon cofactoring.
Access provided by Autonomous University of Puebla. Download to read the full chapter text
Chapter PDF
Similar content being viewed by others
Keywords
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
References
Benini, L., Micheli, G.D.: Logic synthesis for low power. In: S. Hassoun, T. Sasao (eds.) Logic Synthesis and Verification, pp. 197–223. Kluwer Academic Publishers Norwell, MA, USA (2002)
Bernasconi, A., Ciriani, V., Cordone, R.: On projecting sums of products. In: 11th Euromicro Conference on Digital Systems Design: Architectures, Methods and Tools. Parma, Italy (2008)
Bernasconi, A., Ciriani, V., Cordone, R.: The optimization of kEP-SOPs: Computational complexity, approximability and experiments. ACM Transactions on Design Automation of Electronic Systems 13(2), 1–31 (2008)
Bernasconi, A., Ciriani, V., Trucco, G., Villa, T.: Logic Minimization and Testability of 2SPPP-Circuits. In: Euromicro Conference on Digital Systems Design (DSD). Patras, Greece (2009)
Bernasconi, A., Ciriani, V., Trucco, G., Villa, T.: On decomposing Boolean functions via extended cofactoring. In: Design Automation and Test in Europe. Nice, France (2009)
Bioch, J.C.: The complexity of modular decomposition of Boolean functions. Discrete Applied Mathematics 149(1–3), 1–13 (2005)
Brayton, R., Hachtel, G., McMullen, C., Sangiovanni-Vincentelli, A.L.: Logic Minimization Algorithms for VLSI Synthesis. Kluwer Academic Publishers Norwell, MA, USA (1984)
Brown, F.: Boolean Reasoning. Kluwer Academic Publishers, Boston (1990)
Bryant, R.: Graph based algorithm for Boolean function manipulation. IEEE Transactions on Computers 35(9), 667–691 (1986)
Ciriani, V.: Synthesis of SPP three-level logic networks using affine spaces. IEEE Transactions on CAD of Integrated Circuits and Systems 22(10), 1310–1323 (2003)
Cortadella, J.: Timing-driven logic bi-decomposition. IEEE Transactions on CAD of Integrated Circuits and Systems 22(6), 675–685 (2003)
Kerntopf, P.: New generalizations of Shannon decomposition. In: International Workshop on Applications of Reed-Muller Expansion in Circuit Design, pp. 109–118. Starkville, Mississippi, USA (2001)
Lavagno, L., McGeer, P.C., Saldanha, A., Sangiovanni-Vincentelli, A.L.: Timed Shannon circuits: A power-efficient design style and synthesis tool. In: 32nd ACM/IEEE Conference on Design automation, pp. 254–260. (1995)
McGeer, P.C., Brayton, R.K., Sangiovanni-Vincentelli, A.L., Sahni, S.: Performance enhancement through the generalized bypass transform. In: ICCAD, pp. 184–187. Santa Clara, CA, USA (1991)
Pedram, M.: Power estimation and optimization at the logic level. International Journal of High Speed Electronics and Systems 5(2), 179–202 (1994)
Soviani, C., Tardieu, O., Edwards, S.A.: Optimizing sequential cycles through Shannon decomposition and retiming. In: DATE ’06: Proceedings of the conference on Design, Automation and Test in Europe, pp. 1085–1090. European Design and Automation Association, 3001 Leuven, Belgium, Belgium (2006)
Yang, S.: Logic synthesis and optimization benchmarks user guide version 3.0. User Guide, Microelectronics Center of North Carolina (1991)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2011 Springer Science+Business Media, LLC
About this chapter
Cite this chapter
Bernasconi, A., Ciriani, V., Trucco, G., Villa, T. (2011). Logic Synthesis by Signal-Driven Decomposition. In: Gulati, K. (eds) Advanced Techniques in Logic Synthesis, Optimizations and Applications. Springer, New York, NY. https://doi.org/10.1007/978-1-4419-7518-8_2
Download citation
DOI: https://doi.org/10.1007/978-1-4419-7518-8_2
Published:
Publisher Name: Springer, New York, NY
Print ISBN: 978-1-4419-7517-1
Online ISBN: 978-1-4419-7518-8
eBook Packages: EngineeringEngineering (R0)