This paper introduces a Computer-Aided-Test platform that has been developed for the evaluation of test techniques for analogue and mixed-signal circuits. The CAT platform, integrated in the Cadence Design Framework Environment, includes tools for fault simulation, test generation and test optimization for these types of circuits. Fault modeling and fault injection are simulator independent, which makes this approach flexible with respect to past approaches. In this paper, the use of this platform is illustrated for test optimization for the case of a fully differential amplifier. Test limits are set using a statistical circuit performance analysis that accounts for process deviations, as a trade-off between estimated test metrics at the design stage. Specification-based tests are next optimized in terms of their capability of detecting catastrophic and parametric faults.
Chapter PDF
Similar content being viewed by others
Keywords
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
References
S. Sunter and N. Nagi. Test metrics for analog parametric faults. In Proc. VTS, 1999, pp. 226-234.
K.P. Parker. The Boundary Scan Handbook. Third Edition. Kluwer Acad-emic Publishers, 2003.
S. Mir, A. Rueda, D. Vázquez and J.-L. Huertas. Switch-level fault cover-age analysis of switched-capacitor systems. In IEEE Design Automation and Test Conference in Europe DATE-98, pages 810-814, Paris, France, February 1998.
S.J. Spinks, C.D. Chalk, I.M. Bell ans M. Zwolinski. Generation and Ver-ification of Tests for Analog Circuits Subject to Process Parameter Devi-ations, Journal of Electronic Testing: Theory and Applications, v. 20 n. 1, February 2004, pp. 11-23.
N. Ben-Hamida and B. Kaminska. Analog circuit testing based on sensitiv-ity computation. IEEE International Test Conferece, Baltimore, October 1993, pp. 652-661.
K. Saab, N. Ben Hamida and B. Kaminska. Parametric Fault Simulation and Test Vector Generation. In IEEE Design and Test Conference in Eu-rope, 2000, pp. 650-656.
A. Zjajo, J. Pineda de Gyvez, G. Gronthoud. A quasi-static approach de-tection and simulation of parametric faults in analog and mixed-signal circuits. In 11th IEEE International Mixed-Signals Testing Workshop, Cannes, France, June, 2005, pp. 155-164.
S. Mir, M. Lubaszewski and B. Courtois. Fault-based ATPG for linear ana-logue circuits with minimal size multifrequency test sets. Journal of Elec-tronic Testing: Theory and Applications, August/October 1996, pp. 43-57.
A. Bounceur, S. Mir and E. Simeu. Optimization of digitally coded test vectors for mixed-signal components. In 19th Conference on Design of Cir-cuits and Integrated Systems, Bordeaux, France, November, 2004, pp. 895-900.
B. Dufort and G.W. Roberts. On-chip analog signal generation for mixed-signal Built-In Self-Test, IEEE Journal of Solid-State Circuits, Vol. 34, No. 3, pp. 318-330, March 1999.
L. Rolíndez, S. Mir, A. Bounceur and J.-L. Carbonéro. A SNDR BIST for Σ Δ Analogue-to-Digital Converters. In 24th VLSI Test Symposium, Berkeley, California, USA, April-May 2006, pp. 314-319.
A. Zjajo and J. Pineda de Gyvez. Evaluation of Signature-Based Testing of RF/Analog Circuits. In European Test Symposium, Tallin, Estonia, May 2005, pp. 62-67.
J. Pineda de Gyvez, G. Gronthoud and R. Amine. VDD Ramp Testing for RF Circuits. In Proc. IEEE Int. Test Conf. (ITC), 2003, pp. 651-658.
S. Mir, A. Rueda, T. Olbrich, E. Peralías and J.-L. Huertas. SWITTEST: automatic switch-level fault simulation and test evaluation of switchedcapacitor systems. Proceedings of the 34th annual conference on Design automation conference, June 09-13, 1997, Anaheim, California, United States, pp. 281-286.
Y. Eben Aimine, A. Richardson, C. Descleves and K. Sommacal. GDS FaultSim, a Mixed-Signal IC Computer-Aided-Test (CAT) Tool, In IEEE Design and Test Conference in Europe, Munich, Germany, March, 1999, pp. 232-238.
C. Roman, S. Mir and B. Charlot. Building an analogue fault simulation tool and its application to MEMS. Microelectronics Journal, 34(10), 2003, pp. 897-906.
IEEE Std. 1057-1994. IEEE Standard for Digitizing Waveform Recorders, IEEE Press, Dec. 1994.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2008 International Federation for Information Processin
About this paper
Cite this paper
Bounceur, A., Mir, S., Rolindez, L., Simeu, E. (2008). CAT Platform for Analogue and Mixed-Signal Test Evaluation and Optimization. In: De Micheli, G., Mir, S., Reis, R. (eds) VLSI-SoC: Research Trends in VLSI and Systems on Chip. IFIP International Federation for Information Processing, vol 249. Springer, Boston, MA. https://doi.org/10.1007/978-0-387-74909-9_16
Download citation
DOI: https://doi.org/10.1007/978-0-387-74909-9_16
Publisher Name: Springer, Boston, MA
Print ISBN: 978-0-387-74908-2
Online ISBN: 978-0-387-74909-9
eBook Packages: Computer ScienceComputer Science (R0)