Abstract
This is a brief overview of the Murϕ verification system.
Chapter PDF
Similar content being viewed by others
Keywords
- Linear Temporal Logic
- Verification System
- Symmetry Reduction
- Cache Coherence
- Computer Hardware Description Language
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
References
K. Mani Chandy and Jayadev Misra. Parallel Program Design — a Foundation. Addison-Wesley, 1988.
David L. Dill, Andreas J. Drexler, Alan J. Hu, and C. Han Yang. Protocol verification as a hardware design aid. IEEE International Conference on Computer Design: VLSI in Computers and Processors, pages 522–525, 1992.
Alan J. Hu and David L. Dill. Conjunctive partitioned invariants for efficient verification with bdds. 5th International Conference on Computer-Aided Verification, June 1993.
Alan J. Hu and David L. Dill. Reducing BDD size by exploiting functional dependencies. In 30th Design Automation Conference, pages 266–271, 1993. Dallas, Texas, June 14–18.
G. J. Holzmann. On limits and possibilities of automated protocol analysis. In Protocol Specification, Testing, and Verification. 7th International Conference, pages 339–344, 1987.
Alan J. Hu, Gary York, and David L. Dill. New techniques for efficient verification with implicitly conjoined BDDs. In 31st Design Automation Conference, pages 276–282, 1994.
C. Norris Ip and David L. Dill. Better verification through symmetry. 11th International Symposium on Computer Hardware Description Languages and Their Applications, pages 87–100, April 1993. Extended version with complete proofs and semantic analysis to appear in Formal Methods in System Design.
C. Norris Ip and David L. Dill. Efficient verification of symmetric concurrent systems. IEEE International Conference on Computer Design: VLSI in Computers and Processors, pages 230–234, October 1993.
C. Norris Ip and David L. Dill. State reduction using reversible rules. 33rd Design Automation Conference, June 1996.
C. Norris Ip and David L. Dill. Verifying systems with replicated components in murϕ. In this proceedings, 1996.
U. Stern and D. L. Dill. Automatic verification of the SCI cache coherence protocol. In IFIP WG 10.5 Advanced Research Working Conference on Correct Hardware Design and Verification Methods, pages 21–34,1995.
U. Stern and D. L. Dill. Improved probabilistic verification by hash compaction. In IFIP WG 10.5 Advanced Research Working Conferenceon Correct Hardware Design and Verification Methods, pages 206–224, 1995.
Ulrich Stem and David L. Dill. Improved probabilistic verification by hash compaction. In Correct Hardware Design and Verification Methods: IFIP WG10.5 Advanced Research Working Conference Proceedings, 1995.
U. Stern and D. L. Dill. A new scheme for memory-efficient probabilistic verification. Submitted for publication, 1996.
P. Wolper and D. Leroy. Reliable hashing without collision detection. Unpublished revised version of [WL93].
P. Wolper and D. Leroy. Reliable hashing without collision detection. In Computer Aided Verification. 5th International Conference, pages 59–70, 1993.
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 1996 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Dill, D.L. (1996). The Mur ϕ verification system. In: Alur, R., Henzinger, T.A. (eds) Computer Aided Verification. CAV 1996. Lecture Notes in Computer Science, vol 1102. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-61474-5_86
Download citation
DOI: https://doi.org/10.1007/3-540-61474-5_86
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-61474-6
Online ISBN: 978-3-540-68599-9
eBook Packages: Springer Book Archive