Access provided by Autonomous University of Puebla. Download to read the full chapter text
Chapter PDF
Keywords
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
References
Steyaert, M.; Janssens, J.; De Muer, B.; Borremans, M.; Itoh, N. “A 2 volt CMOS cellular transceiver front-end”, IEEE J. Solid-State Circuits, December 2000, 35(12), 1895-1907.
Itoh, N. “MOSFET modeling for RF circuit design”, Presentation of MOS-AK work shop, Leuven, September 2004.
Bianchi, R.; Bouche, G.; Roux-dit-Buisson, O. “Accurate modeling of trench isolation induced mechanical stress effects on MOSFET electrical performance”, Proc. Int. Electron Dev. Meeting, 2002.
Abidi, A. A. “High-frequency noise measurements on FETs with small dimensions”, IEEE Trans. Electron Dev., November 1986, ED-33, 1801-1805.
Triantis, D. P.; Birbas, A. N.; Kondis, D. “Thermal noise modeling for short-channel MOSFET’s”, IEEE Trans. Electron Dev., November 1996, 43(11), 1950-1955.
Klein, P. “An analytical thermal noise model of deep submicorn MOSFET’s”, IEEE Electron Dev. Lett., August 1999, 20(8), 399-401.
Scholten, A. J.; Tromp, H. J.; Tiemeijer, L. F.; van Langevelde, R.; Havens, R. J.; de Vreede, P. W. H.; Roes, P. F. M.; Woerlee, P. H.; Montree, A. H.; Klassen, D. B. M. “Accurate thermal noise modeling for deep-submicron CMOS”, Proc. Int. Electron Dev. Meeting, December 1999, 155-158.
Knoblinger, G.; Klein, P.; Baumann, U. “Thermal channel noise of quarter and sub-quarter micron NMOS FET’s”, Proc. ICMTS, 2000, 95-98.
Enz, C. C.; Cheng, Y. “MOS transistor modeling for RF IC design”, IEEE Trans. Solid-State Circuits, February 2000, 35(2), 186-201.
Knoblinger, G.; Klein, P.; Tiebout, M. “A new model for thermal channel noise of deep-submicron MOSFETS and its application in RF-CMOS design”, IEEE J. Solid-State Circuits, May 2001, 36(5), 831-837.
Scholten, A. J.; Tiemeijer, L. F.; van Langevelde, R.; Havens, R. J.; Venezia, V. C.; Zagers-van Duijnhoven, A. T. A.; Neinhus, B.; Jungemann, C.; Klassen, D. B. M. “Compact modeling of drain and gate current for RF CMOS”, Proc. Int. Elecron Dev. Meeting, 2002, 129-132.
Scholten, A. J.; Tiemeijer, L. F.; van Langevelde, R.; Havens, R. J.; Zagers-van Duijnhoven, A. T. A.; Venezia, V. C. “Noise modeling for RF CMOS circuit simulation”, IEEE Transaction on Electron Dev., March 2003, 50(3), 618-632.
Deen, M. J.; Chen, C. H.; Cheng, Y. “MOSFET modeling for low noise, RF circuit design”, Proc. Custom Integrated Circuit Conf., 2002, 201-208.
Chen, C. H.; Deen, M. J. “Channel noise modeling of deep submicron MOSFET’s”, IEEE Trans. Electron Dev., August 2002, 49(8), 1484-1487.
Asgaran, S.; Deen, M. J.; Chen, C. H. “Analytical modeling of MOSFET noise param-eters for analog and RF applications”, Proc. Custom Integrated Circuit Conf., 2004, 379-382.
Koeppe, J.; Harjani, R. “Enhanced analytic noise model for RF CMOS design”, Proc. Custom Integrated Circuit Conf., 2004, 383-386.
Itoh, N.; Yoshino, C.; Matsuda, S.; Tsuboi, Y.; Inou, K.; Katsumata, Y.; Iwai, H. “Optimization of shallow and deep trench isolation structures for ultra-high-speed bipolar LSIs”, Proc. 1992 IEEE Bipolar/BiCMOS Circuits Technol. Meeting, Minneapolis, September 1992, 104-107.
Matsuda, S.; Itoh, N.; Yoshino, C.; suboi, Y.; Katsumata, Y.; Iwai, H. “Mechanical stress analysis of trench isolation using a two-dimensional simulation”, IEICE Trans. Electron., February 1994, E77-C(2), 124-128.
Bianchi, R. A.; Bouche, G.; Roux-dit-Buisson, O. “Accurate modeling of trench isolation induced mechanical stress effects on MOSFET electrical performance”, Proc. IEDM, 2002.
Tin, S. F.; Osman, A. A.; Mayaram, K.; Hu, C. “A simple subcircuit extension of BSIM3v3 models for CMOS RF design”, IEEE J. Solid-State Circuits, April 2000, 35(4), 612-623.
Deen, M. J.; Chen, C. H. “MOSFET modeling for low noise, RF circuit design”, Proc. IEEE 2002 Custom Integrated Circuit Conf., May 2002, 201-208.
Enz, C. C.; Cheng, Y. “MOS transistor modeling for RF IC design”, IEEE Trans. Solid-State Circuits, February 2000, 35(2), pp186-199.
Fujimoto, R.; Watanabe, O.; Fujii, F.; Kawakita, H.; Tanimoto, H. “High-frequency device-modeling techniques for RF-CMOS circuits”, IEICE Trans. Fundamentals, February 2001, E84-A(2), 520-528.
Liu, W.; Gharpurey, R.; Chang, M. C.; Edogan, U.; Aggarwal, R.; Mattia, J. P. “R. F. MOSFET modeling accounting for distributed substrate and channel resistances with emphasis on the BSIM3v3 SPICE model”, IEEE IEDM Tech. Dig., 1997, 309-312.
Itoh, N.; Ohguro, T.; Katoh, K.; Kimijima, H.; Ishizuka, S.; Kojima, K.; Miyakawa, H. “Scalable parasitic components model of CMOS for RF circuit design”, IEICE Trans. Fundamentals, February 2003, E86-A(2), 288-298.
BSIM3 version 3 Manual, Department of Electrical Engineering and Computer Sciences, University of California, Barkely, CA, 1996.
Lee, T. The Design of CMOS Radio Frequency Integrated Circuits. Cambridge University Press, 1998, ISBN 0-521-63061-4.
Craninckx, J.; Steyaert, M. “A 1. 8-GHz CMOS low-phase-noise voltage-controlled oscillator”, IEEE J. Solid-State Circuits, December 1995, 30(12), 1474-1482.
Steyaert, M.; Borremans, M.; Janssens, J.; De Muer, B.; Itoh, N.; Craninckx, J.; Crols, J.; Morifuji, E.; Momose, H. S.; Sansen, W. “A single-chip CMOS transceiver front-end for DCS-1800 wireless communications”, Analog Integrated Circuits and Signal Processing, August 2000, 24(2), 83-99.
Tsividis, Y. P. “Operation and modeling of the MOS transistor”, New York: McGraw-Hill, 1988.
Ko, P. K.; Muller, R. S.; Hu, C. “A unified model for the hot-electron currents in MOSFET’s”, Proc. Int. Electron Dev. Meeting, 1981, 600-603.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2006 Springer
About this chapter
Cite this chapter
Itoh, N. (2006). Circuit level RF modeling and design. In: GRABINSKI, W., NAUWELAERS, B., SCHREURS, D. (eds) TRANSISTOR LEVEL MODELING FOR ANALOG/RF IC DESIGN. Springer, Dordrecht. https://doi.org/10.1007/1-4020-4556-5_7
Download citation
DOI: https://doi.org/10.1007/1-4020-4556-5_7
Publisher Name: Springer, Dordrecht
Print ISBN: 978-1-4020-4555-4
Online ISBN: 978-1-4020-4556-1
eBook Packages: EngineeringEngineering (R0)