Abstract
This chapter introduces the reader to main concepts of reconfigurable computing and reconfigurable hardware. Different types of reconfiguration are discussed. A detailed classification of reconfigurable architectures with respect to the granularity of their building blocks, the reconfiguration scheme and the system level coupling is also presented.
Access provided by Autonomous University of Puebla. Download to read the full chapter text
Chapter PDF
Similar content being viewed by others
References
Barat F, Lauwereins R (2000) Reconfigurable Instruction Set Processors: A Survey. In: Proceedings of IEEE international Workshop on Rapid System Prototyping, pp 168–173
Brodersen B (2002) Wireless Systems-on-a-Chip Design. In: Proceedings of 3rd International Symposium on Quality of Electronic Design, pp 221–222
DeHon A (1996) DPGA Utilization and Application. In: Proceedings of ACM/SIGDA International Symposium on FPGAs, pp 115–121
Ebeling C, Cronquist DC, Franklin P (1996) RaPiD Reconfigurable Pipelined Datapath. In: Lecture Notes in Computer Science 1142 — Field Programmable Logic: Smart Applications, New Paradigms and Compilers, Springer Verlag, pp 126–135
Hauck S, Fry TW, Hosler MM, Kao JP (1997) The Chimaera Reconfigurable Functional Unit. In: Proceedings of the 5th IEEE Symposium on Field Programmable Custom Computing Machines, pp 87–96
Hauser JR, Wawrzynek J (1997) Garp: A MIPS Processor with a Reconfigurable Coprocessor. In: Proceedings of IEEE Symposium on Field-Programmable Custom Computing Machines, pp 12–21
Haynes SD, Cheung PYK (1998) A reconfigurable multiplier array for video image processing tasks, suitable for embedding in an FPGA structure. In: Proceedings of IEEE Symposium on Field-Programmable Custom Computing Machines, pp 226–235
Hutchings BL, Wirthlin MJ (1995) Implementation approaches for reconfigurable logic applications. Brigham Young University, Dept. of Electrical and Computer Engineering
Khatib J (2001) Configurable Computing. Available at: http://www.geocities.com/siliconvalley/pines/6639/fpga
Lucent Technologies Inc (1998) FPGA Data Book, Allentown, Pennsylvania
Marshall A, Stansfield T, Kostarnov I, Vuillemin J, Hutchings B (1999) A Reconfigurable Arithmetic Array for Multimedia Applications. In: Proceedings of ACM/SIGDA International Symposium on FPGAs, pp 135–143
Miyamori T, Olukotun K (1998) A quantitative analysis of reconfigurable coprocessors for multimedia applications. In: Proceedings of IEEE Symposium on Field-Programmable Custom Computing Machines, pp 2–11
Moritz CA, Yeung D, Agarwal A (1998) Exploring optimal cost performance designs for raw microprocessors. In: Proceedings of IEEE Symposium on Field-Programmable Custom Computing Machines, pp 12–27
Razdan R, Brace K, Smith MD (1994) PRISC Software Acceleration Techniques. In: Proceedings of the IEEE International Conference on Computer Design, pp 145–149
Trimberger S, Carberry D, Johnson A, Wong J (1997) A Time-Multiplexed FPGA. In: Proceedings of IEEE Symposium on Field-Programmable Custom Computing Machines, pp 22–29
Witting RD, Chow P (1996) OneChip: An FPGA Processor with Reconfigurable Logic. In: Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, pp 126–135
Xilinx Inc. (1994) The Programmable Logic Data Book
Xilinx Inc. (1996) XC6200: Advanced product specification v1.0. In: The Programmable Logic Data Book
Xilinx Inc. (1999) VirtexTM: Configuration Architecture Advanced Users’ Guide
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2005 Springer
About this chapter
Cite this chapter
Masselos, K., Voros, N.S. (2005). Introduction to Reconfigurable Hardware. In: Voros, N.S., Masselos, K. (eds) System Level Design of Reconfigurable Systems-on-Chip. Springer, Boston, MA. https://doi.org/10.1007/0-387-26104-4_1
Download citation
DOI: https://doi.org/10.1007/0-387-26104-4_1
Publisher Name: Springer, Boston, MA
Print ISBN: 978-0-387-26103-4
Online ISBN: 978-0-387-26104-1
eBook Packages: EngineeringEngineering (R0)