Abstract
This paper presents the analysis of noise in Single Gate Extended Source TFET (SG-ESTFET) considering the absence and presence of interface trap charges, when the device is subjected to scaling and variation of parameters like device gate length (Lg), extended source length and height, SiGe mole fraction (x), oxide thickness (tox), gate dielectric material, and frequency (f). Furthermore, the influence of variation of dimensionality and material parameters in presence of noise on Drain Current Noise Power Spectral Density (Sid) and Gate Voltage Electron Noise Power Spectral Density (Svgee) are studied for different trap charge conditions. Assuming Gaussian distribution of trap charges at the interface, it is perceived that the effect of noise is more as compared to the case of absence of trap charges. In reference to other FET devices, present paper reports that, the proposed SG-ESTFET device under absence of trap charges, illustrates an improved Sid and Svgee value of 1.4 × 10−29 A2/Hz and 5.21 × 10−16 V2/Hz, respectively whereas under the presence of trap charges, Sid and Svgee value are 6.6 × 10−26 A2/Hz and 8.74 × 10−12 V2/Hz, respectively. Moreover, this study also reports that the generation recombination (G-R) noise is mainly prevailing at low and mid-frequencies in presence of trap charges while diffusion noise is prevailing at high-frequencies. Likewise, the flicker noise is observed to be noteworthy at low and medium-frequencies in absence of trap charges.
Article PDF
Similar content being viewed by others
Explore related subjects
Discover the latest articles, news and stories from top researchers in related subjects.Avoid common mistakes on your manuscript.
References
Moore GE (2006) Cramming more components onto integrated circuits. IEEE Solid-State Circuits Soc Newsl 11:33–35
Iwai H (2004) CMOS scaling for sub-90 nm to sub-l0 nm. Proc. of the 17th IntI. Conference on VLSI Design (VLSID04). https://doi.org/10.1109/ICVD.2004.1260899
Zhou X, Long W (1998) A novel hetero-material gate (HMG) MOSFET for deep submicron ULSI technology. IEEE Trans Electron Devices 45:2546–2548
Sandow C, Mantl S (2011) Modeling, Fabrication and Characterization of Silicon Tunnel Field-Effect Transistors. PhD Thesis Report, RWTH Aachen, Germany. http://darwin.bth.rwth-aachen.de/opus3/volltexte/2011/3453/pdf/3453.pdf
Haron N Z, Hamdioui S (2008) Why is CMOS scaling coming to an END? 3rd International Design and Test Workshop. https://doi.org/10.1109/IDT.2008.4802475
Ga’miz F, Palma A, Cartujo P, Lo’pez-Villanueva JA, Jime’nez-Molinos F (2002) Direct and trap-assisted elastic tunneling through ultrathin gate oxides. J Appl Phys 91:5116–5124
Knoch J, Appenzeller J (2005) A novel concept for field-effect transistors-the tunneling carbon nanotube FET. Device Res Conf Dig. https://doi.org/10.1109/DRC.2005.1553099
Boucart K, Ionescu AM (2007) Double-gate tunnel FET with high-k gate dielectric, IEEE trans. Electron Devices 54:1725–1733
Ionescu AM, Riel H (2011) Tunnel field-effect transistors as energy-efficient electronic switches. Nature 479:329–337
Claeys C, Mercha A, Simoen E (2004) Low-frequency noise assessment for deep submicrometer CMOS technology nodes. J Electrochem Soc 151:G307–G318
Hellenbrand M, Memišev’ic E, Berg M, Kilpi O, Svensson J, Wernersson L (2017) Low-frequency noise in III–V nanowire TFETs and MOSFETs. IEEE Electron Device Lett 38:1520–1523
Bijesh R, Mohata DK, Liu H, Datta S (2012) Flicker noise characterization and analytical modelling of homo and hetero-junction III-V tunnel FETs. Device Res Conf (DRC). https://doi.org/10.1109/DRC.2012.6257032
Neves FS, Agopian PGD, Martino JA, Cretu B, Rooyackers R, Vandooren A, Simoen E, Thean AV, Claeys C (2016) Low-frequency noise analysis and modeling in vertical tunnel FETs with Ge source. IEEE Trans Electron Devices 63:1658–1665
Huang Q, Huang R, Chen C, Wu C, Wang J, Wang C, Wang Y (2014) Deep insights into low frequency noise behaviour of tunnel FETs with source junction engineering. Symposium on VLSI Technology: Digest of Technical Papers https://doi.org/10.1109/VLSIT.2014.6894371
Wan J, Le Royer C, Zaslavsky A, Cristoloveanu S (2010) Low-frequency noise behavior of tunneling field effect transistors. Appl Phys Lett 97:243503. https://doi.org/10.1063/1.3526722
Neves F S, Agopian P G D, Martino J A, Cretu B, Vandooren A, Rooyackers R, Simoen E, Thean A, Claeys C (2015) Study of low frequency noise in vertical NW-tunnel FETs with different source compositions, Joint International EUROSOI Workshop and International Conference on Ultimate Integration on Silicon, Bologna, 149–152. https://doi.org/10.1109/ULIS.2015.7063795
Gatzen H H, Saile V, Leuthold J (2015) Micro and Nano Fabrication: Tools and Processes, Springer
Talukdar J, Rawat G, Mummaneni K (2019) A novel extended source TFET with δp+− SiGe layer. Silicon 12:2273–2281
Talukdar J, Rawat G, Singh K, Mummaneni K (2020) Comparative analysis of the effects of trap charges on single- and double-gate extended-source tunnel FET with dp+ SiGe pocket layer. J Electron Mater 49:4333–4342
Mayer F, Royer C L, Damlencourt J F, Romanjek K, Andrieu F, Tabone C, Previtali B, Deleonibus S (2008) Impact of SOI, Si1-xGexOI and GeOI substrates on CMOS compatible tunnel FET performance. IEEE International Electron Devices Meeting, (IEDM). https://doi.org/10.1109/IEDM.2008.4796641
TCAD (2010) Sentaurus device User’s manual. Synopsys, Inc., Mountain View
Van Der Wel AP, Klumperink EAM, Kolhatkar JS, Hoekstra E, Snoeij MF, Salm C, Wallinga H, Nauta B (2007) Low-frequency noise phenomena in switched MOSFETs. IEEE J Solid State Circuits 42:540–549
Hooge FN (1994) 1/F Noise Sources. IEEE Trans Electron Devices 41:1926–1935
Xu J, Deen MJ (2002) MOSFET 1/f noise model based on mobility fluctuation in linear region. Electron Lett 38:429–431
Wang W, Hwang JCM, Xuan Y, Ye PD (2011) Analysis of Electron mobility in inversion-mode Al2O3/InxGa1−xAs MOSFETs. IEEE Trans Electron Devices 58:1972–1978
Goswami R, Bhowmick B, Baishya S (2016) Effect of scaling on noise in circular gate TFET and its application as a digital inverter. Microelectron J 53:16–24
Pandey R, Rajamohanan B, Liu H, Narayanan V, Datta S (2014) Electrical noise in Heterojunction Interband tunnel FETs, IEEE trans. Electron Devices 61:552–560
Goswami R, Bhowmick B, Baishya S (2015) Electrical noise in circular gate tunnel FET in presence of interface traps. Superlattice Microst 86:342–354
Haartman MV, Östling M (2007) Low-frequency noise in advanced MOS devices. Springer, Dordrecht
Ghosh P, Bhowmick B (2018) Low frequency noise analysis at hetero junction selbox. Appl Physics A 124. https://doi.org/10.1007/s00339-018-2264-3
Das D, Chakraborty U (2020) A study on dual dielectric pocket Heterojunction SOI tunnel FET performance and flicker noise analysis in presence of Interface traps. Silicon. https://doi.org/10.1007/s12633-020-00488-0
Das B, Bhowmick B (2020) Noise behavior of ferro electric tunnel FET. Microelectron J 96:104677–104682
Ziel AVD, Handel PH, Zhu X, Duh KH (1985) A theory of the Hooge parameters of solid-state devices. IEEE Trans Electron Devices 32:667–671
Singh TV, Kumar MJ (2008) Effect of the Ge mole fraction on the formation of a conduction path in cylindrical strainedsilicon- on-SiGe MOSFETs. Superlattice Microst 44:79–85
Author information
Authors and Affiliations
Corresponding author
Additional information
Publisher’s Note
Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.
Rights and permissions
About this article
Cite this article
Talukdar, J., Rawat, G., Singh, K. et al. Low Frequency Noise Analysis of Single Gate Extended Source Tunnel FET. Silicon 13, 3971–3980 (2021). https://doi.org/10.1007/s12633-020-00712-x
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s12633-020-00712-x