Abstract
The effect of low-temperature annealing treatment for various durations on the stability of amorphous indium gallium zinc oxide (a-IGZO) thin-film transistors was investigated. By this treatment, IGZO TFTs showed enhanced electrical characteristics and better stability under positive gate bias stress with increasing annealing time up to 18,000 s. For all V G stresses at different annealing times, the experimentally measured threshold voltage shift (ΔV th) as a function of stress time was precisely modeled with a stretched-exponential function. ΔV th was generated by carrier trapping, not by defect creation. It was verified that the decrease of interface trap state density (N it) and free carriers resulted in the decrease of ΔV th with increasing annealing time. However, the characteristic trapping time of the carriers increased up to 5.3 × 103 s with increasing annealing time to 7,200 s and then decreased, implying that the interface quality between active layer/insulator was deteriorated with further annealing. In this study, successful fabrication of IGZO TFTs by post treatment with optimized duration is demonstrated for flexible display applications.
Article PDF
Similar content being viewed by others
Avoid common mistakes on your manuscript.
References
K. Nomura, H. Ohta, A. Takagi, T. Kamiya, M. Hirano, and H. Hosono, Nature 432, 488 (2004).
K. Nomura, H. Ohta, K. Ueda, T. Kamiya, M. Hirano, and H. Hosono, Science 300, 1269 (2003).
Y. Kikuchi, K. Nomura, H. Yanagi, T. Kamiya, M. Hirano, and H. Hosono, Thin Solid Films 518, 3017 (2010).
T.T. Trinh, V.D. Nguyen, K.Y. Ryu, K.S. Jang, W.B. Lee, S.S. Baek, J. Raja, and J.S. Yi, Semicond. Sci. Technol. 26, 085012 (8 pp) (2011).
J.K. Jeong, H.W. Yang, J.H. Jeong, Y.G. Mo, and H.D. Kim, Appl. Phys. Lett. 93, 123508 (2008).
S.Y. Sung, J.H. Choi, U.B. Han, K.C. Lee, J.H. Lee, J.J. Kim, W.T. Lim, S.J. Pearton, D.P. Norton, and Y.W. Heo, Appl. Phys. Lett. 96, 102107 (2010).
S.J. Kim, S.Y. Lee, Y.W. Lee, W.G. Lee, K.S. Yoon, J.Y. Kwon, and M.K. Han, Jpn. J. Appl. Phys. 50, 024104 (2011).
D.S. Kong, H.K. Jung, Y.S. Kim, M.K. Bae, Y.W. Jeon, S.C. Kim, D.M. Kim, and D.H. Kim, IEEE Electron Dev. Lett. 32, 1388 (2011).
J.S. Jung, K.S. Son, K.H. Lee, J.S. Park, T.S. Kim, J.Y. Kwon, K.B. Chung, J.S. Park, B.W. Koo, and S.Y. Lee, Appl. Phys. Lett. 96, 193506 (2010).
A. Nakagawa, N. Yasuhara, and Y. Baba, IEEE Trans. Electron Dev. 38, 1650 (1991).
T. Kamiya, K. Nomura, and H. Hosono, Sci. Technol. Adv. Mater. 11, 044305 (2010).
H. Hosono, Handbook of Transparent Conductors, ed. D.S. Ginley, H. Hosono, and D.C. Paine (New York: Springer, 2010), p. 463.
J. Kanicki and S. Martin, Thin Film Transistors, ed. C. Kagan and P. Andy (New York: Marcel Dekker, 2003), p. 87.
F.R. Libsch and J. Kanicki, Appl. Phys. Lett. 62, 1286 (1993).
B. Hallam, B. Tjahjono, and S. Wenham, Sol. Energy Mater. Sol. Cells 96, 173 (2012).
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Dao, V.A., Trinh, T.T., Jang, K. et al. Trapping Time Characteristics of Carriers in a-InGaZnO Thin-Film Transistors Fabricated at Low Temperatures for Next-Generation Displays. J. Electron. Mater. 42, 711–715 (2013). https://doi.org/10.1007/s11664-012-2425-7
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s11664-012-2425-7