Abstract
Midimew connected Mesh Network (MMN) is a Minimal DIstance MEsh with Wrap-around links (midimew) network. In this paper, we present the architecture of MMN and evaluate the total wire length of MMN, TESH, mesh, and torus networks. It is shown that the proposed MMN possesses simple structure and moderate wire length. The total wire length of MMN is slightly higher than that of mesh network and lower than that of 2-D torus network. Overall performance suggests that, MMN is an optimal network among these networks.
Chapter PDF
Similar content being viewed by others
References
Koomey, J.G., Berard, S., Sanchez, M., Wong, H.: Assessing trends in the electrical efficiency of computation over time. In: IEEE Annals of the History of Computing (2009)
Beckman, P.: Looking toward exascale computing. In: 9th International Conference on Parallel and Distributed Computing, Applications and Technologies, p. 3 (2008)
Yang, Y., Funahashi, A., Jouraku, A., Nishi, H., Amano, H., Sueyoshi, T.: Recursive diagonal torus: an interconnection network for massively parallel computers. IEEE Transactions on Parallel and Distributed Systems 12, 701–715 (2001)
Rahman, M.M., Hafizur., J.X., Masud, M.A., Horiguchi, S.: Network performance of pruned hierarchical torus network. In: 6th IFIP International Conference on Network and Parallel Computing, pp. 9–15 (2009)
Abd-El-Barr, M., Al-Somani, T.F.: Topological properties of hierarchical interconnection networks: a review and comparison. J. Elec. and Comp. Engineering 1 (2011)
Lai, P.L., Hsu, H.C., Tsai, C.H., Stewart, I.A.: A class of hierarchical graphs as topologies for interconnection networks. J. Theoretical Computer Science 411, 2912–2924 (2010)
Liu, Y., Li, C., Han, J.: RTTM: a new hierarchical interconnection network for massively parallel computing. In: Zhang, W., Chen, Z., Douglas, C.C., Tong, W. (eds.) HPCA 2009. LNCS, vol. 5938, pp. 264–271. Springer, Heidelberg (2010)
Rahman, M.M.H., Horiguchi, S.: HTN: a new hierarchical interconnection network for massively parallel computers. IEICE Transactions on Information and Systems 86(9), 1479–1486 (2003)
Jain, V.K., Ghirmai, T., Horiguchi, S.: TESH: A new hierarchical interconnection network for massively parallel computing. IEICE Transactions on Information and Systems 80, 837–846 (1997)
Dally, W.J.: Performance Analysis of k-ary n-cube Interconnection Networks. IEEE Trans. on Computers 39(6), 775–785 (1990)
Chi-Hsiang, Y., Parhami, B., Emmanouel, A., Varvarigos, E.A., Hua Lee, H.: VLSI layout and packaging of butterfly networks. In: Proceedings of the Twelfth Annual ACM Symposium on Parallel Algorithms and Architectures, pp. 196–205 (2000)
Dally, W.J., Towles, B.: Route packets, not wires: On-chip interconnection networks. In: Proceedings of Design Automation Conference, pp. 684–689 (2001)
Parhami, B.: Introduction to parallel processing: algorithms and architectures, vol. 1. Springer (1999)
Parhami, B., Kwai, D.M.: Challenges in Interconnection Network Design In the Era of Multiprocessor and Massively Parallel Microchips. In: Proc. Int’l Conf. Communications in Computing, pp. 241–246 (2000)
Awal, M.R., Rahman, M.H., Akhand, M.A.H.: A New Hierarchical Interconnection Network for Future Generation Parallel Computer. In: Proceedings of 16th International Conference on Computers and Information Technology, pp. 314–319 (2013)
Camarero, C., Martinez, C., Beivide, R.: L-networks: A topological model for regular two-dimensional interconnection networks. IEEE Transactions on Computers 62, 1362–1375 (2012)
Puente, V., Izu, C., Gregorio, J.A., Beivide, R., Prellezo, J., Vallejo, F.: Improving parallel system performance by changing the arrangement of the network links. In: Proceedings of the 14th International Conference on Supercomputing, pp. 44–53 (2000)
Howard, J., Dighe, S., Vangal, S.R., Ruhl, G., Borkar, N., Jain, S., Erraguntla, V., Konow, M., Riepen, M., Gries, M., Droege, G., Larsen, T.L., Steibl, S., Borkar, S., De, V.K., Wijngaart, R.V.D.: A 48-core IA-32 processor in 45 nm CMOS using on-die message-passing and DVFS for performance and power scaling. IEEE Journal of Solid-State Circuits 46(1), 173–183 (2011)
Awal, M.R., Rahman, M.H.: Network-on-Chip Implementation of Midimew-Connected Mesh Network. In: Proceedings of 14th International Conference on Parallel and Distributed Computing, Applications and Technology, pp. 265–271 (2013)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2014 IFIP International Federation for Information Processing
About this paper
Cite this paper
Awal, M.R., Rahman, M.M.H., Nor, R.M., Sembok, T.M.B.T., Miura, Y., Inoguchi, Y. (2014). Wire Length of Midimew-Connected Mesh Network. In: Hsu, CH., Shi, X., Salapura, V. (eds) Network and Parallel Computing. NPC 2014. Lecture Notes in Computer Science, vol 8707. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-662-44917-2_12
Download citation
DOI: https://doi.org/10.1007/978-3-662-44917-2_12
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-662-44916-5
Online ISBN: 978-3-662-44917-2
eBook Packages: Computer ScienceComputer Science (R0)