Abstract
Constraint programming (CP) figures prominently in the process of functional hardware verification. The verification process is based on generating random tests according to given set of constraints. In this paper. we introduce IntelliGen, a propagation based solver, and the random generator of Cadence’s Specman verification tool. IntelliGen is designed to handle several problems beyond the mere need to find a feasible solution, including: generating random tests with a ’good’ distribution over the solution space; maintaining test reproducibility through different run modes and minor code changes; and debug of the solving process by verification engineers. We discuss the advantages of CP solvers over other solving technologies (such as BDD, SAT or SMT), and how IntelliGen overcomes the disadvantages of CP.
Access provided by Autonomous University of Puebla. Download to read the full chapter text
Chapter PDF
Similar content being viewed by others
Keywords
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
References
Alexandron, G., Lagoon, V., Naveh, R., Rich, A.: Gendebugger: An explanationbased constraint debugger. 2010 TRICS, 35 (2010)
Carla, A.S., Gomes, P., Selman, B.: Near-uniform sampling of combinatorial spaces using xor constraints. In: Proceedings of NIPS 2006 (2006)
Dechter, R., Kask, K., Bin, E., Emek, R.: Generating random solutions for constraint satisfaction problems. In: AAAI/IAAI, pp. 15–21 (2002)
Haralick, R.M., Elliott, G.L.: Increasing tree search efficiency for constraint satisfaction problems. Artificial Intelligence 14(3), 263–313 (1980)
Lagoon, V.: The challenges of constraint-based test generation. In: Proceedings of the 13th International ACM SIGPLAN Symposium on Principles and Practices of Declarative Programming, pp. 1–2. ACM (2011)
Naveh, Y., Rimon, M., Jaeger, I., Katz, Y., Vinov, M., Marcu, E.S., Shurek, G.: Constraint-based random stimuli generation for hardware verification. AI Magazine 28(3), 13 (2007)
Piziali, A.: Functional verification coverage measurement and analysis. Springer (2004)
Rich, A., Alexandron, G., Naveh, R.: An explanation-based constraint debugger. In: Namjoshi, K., Zeller, A., Ziv, A. (eds.) HVC 2009. LNCS, vol. 6405, pp. 52–56. Springer, Heidelberg (2011)
Society, I.C.: IEEE Standard for System Verilog–Unified Hardware Design, Specification, and Verification Language. IEEE Std. IEEE (2005)
I. C. Society. IEEE Standard for the Functional Verification Language ’e’. IEEE Std. IEEE (2006)
Wille, R., Große, D., Haedicke, F., Drechsler, R.: Smt-based stimuli generation in the systemc verification library. In: Borrione, D. (ed.) Advances in Design Methods from Modeling Languages for Embedded Systems and SoC’s. LNEE, vol. 63, pp. 227–244. Springer, Heidelberg (2010)
Yuan, J., Albin, K.: Simplifying boolean constraint solving for random simulation-vector generation. In: Proceedings of ICCAD, pp. 412–420 (2004)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2013 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Naveh, R., Metodi, A. (2013). Beyond Feasibility: CP Usage in Constrained-Random Functional Hardware Verification. In: Schulte, C. (eds) Principles and Practice of Constraint Programming. CP 2013. Lecture Notes in Computer Science, vol 8124. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-40627-0_60
Download citation
DOI: https://doi.org/10.1007/978-3-642-40627-0_60
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-40626-3
Online ISBN: 978-3-642-40627-0
eBook Packages: Computer ScienceComputer Science (R0)