Abstract
In recent years,the number of cores on a chip has been growing exponentially, enabling an ever-increasing number of processes to execute in parallel. Having been developed originally for single-core processors, database (DB) management systems (DBMSs) running on multicore processors suffer from cache conflicts as the number of concurrently executing DB processes (DBPs) increases. In this paper, we propose CARIC-DA, middleware for achieving higher performance in DBMSs on multicore processors by reducing cache misses with a new cache-conscious dispatcher for concurrent queries. CARIC-DA logically range-partitions the data set into multiple subsets. This enables different processor cores to access different subsets by ensuring that different DBPs are pinned to different cores and by dispatching queries to DBPs according to the data partitioning information. In this way, CARIC-DA is expected to achieve better performance via a higher cache hit rate for each core’s private cache. It can also balance the loads between cores by changing the range of each subset. Note that CARIC-DA is pure middleware, which avoids any modification to existing operating systems (OSs) and DBMSs, thereby making it more practical. We implemented a prototype that uses unmodified existing Linux and PostgreSQL environments. The performance evaluation against benchmarks revealed that CARIC-DA achieved improved cache hit rates and higher performance.
Access provided by Autonomous University of Puebla. Download to read the full chapter text
Chapter PDF
Similar content being viewed by others
Keywords
References
Adee, S.: The data: 37 years of Moore’s law. IEEE Spectrum 45, 56 (2008)
Cieslewicz, J., Ross, K.A.: Database optimizations for modern hardware. Proceedings of the IEEE 96, 863–878 (2008)
Ailamaki, A., DeWitt, D.J., Hill, M.D., Wood, D.A.: DBMSs on a modern processor: Where does time go? In: VLDB, pp. 266–277 (1999)
Lee, R., Ding, X., Chen, F., Lu, Q., Zhang, X.: MCC-DB: Minimizing cache conflicts in multi-core processors for databases. In: VLDB, pp. 373–384 (2005)
AMD family 10h server and workstation processor power and thermal data sheet, http://support.amd.com/us/Processor_TechDocs/43374.pdf
Hardavellas, N., Pandis, I., Johnson, R., Mancheril, N.G., Ailamaki, A., Falsafi, B.: Database servers on chip multiprocessors: Limitations and opportunities. In: CIDR, pp. 79–87 (2007)
Salomie, T.I., Subasu, I.E., Giceva, J., Alonso, G.: Database engins on multicores, why parallelize when you can distribute? In: EuroSys, pp. 17–30 (2011)
Transaction processing performance council. TPC-C v5.5: On-line transaction processing (OLTP) benchmark
Harizopoulos, S., Ailamaki, A.: STEPS towards cache-resident transaction processing. In: VLDB, pp. 660–671 (2004)
Pandis, I., Johnson, R., Hardavellas, N., Ailamaki, A.: Data-oriented transaction execution. In: VLDB, pp. 928–939 (2010)
Foong, A., Fung, J., Newell, D.: An in-depth analysis of the impact of processor affinity on network performance. In: ICON, pp. 244–250 (2004)
Love, R.: Kernel korner: CPU affinity. Linux Journal (111), 8 (2003)
Oprofile: A system profiler for linux (2004), http://oprofile.sf.net
BKDG for AMD family 10h processors (2010), http://support.amd.com/en-us/search/tech-docs?k=bkdg
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2014 Springer International Publishing Switzerland
About this paper
Cite this paper
Xi, F., Mishima, T., Yokota, H. (2014). CARIC-DA: Core Affinity with a Range Index for Cache-Conscious Data Access in a Multicore Environment. In: Bhowmick, S.S., Dyreson, C.E., Jensen, C.S., Lee, M.L., Muliantara, A., Thalheim, B. (eds) Database Systems for Advanced Applications. DASFAA 2014. Lecture Notes in Computer Science, vol 8421. Springer, Cham. https://doi.org/10.1007/978-3-319-05810-8_19
Download citation
DOI: https://doi.org/10.1007/978-3-319-05810-8_19
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-05809-2
Online ISBN: 978-3-319-05810-8
eBook Packages: Computer ScienceComputer Science (R0)