Abstract
Several classifications exist of Nyquist-rate analog-to-digital converters. In this chapter the converters are subdivided in parallel search, sequential search, and linear search. Each of these architectures requires a comparator. Therefore this building block is extensively analyzed in all its aspects. The section is concluded with a comparator catalog.
The full-flash converter is the conversion solution for the highest speed range. Moreover it is a building block for more complex converters. Variants, such as gain stage, interpolation, and folding are analyzed and described.
The sub-ranging methods and pipeline converters are the solutions for the medium speed range demands. Next to a treatise on the various aspects of the architecture an analysis is made of the error sources, calibration techniques, and design issues.
In the next sections the successive approximation and linear topologies are discussed. These topologies are slower but receive today more attention as a massive parallelism allows them to compete with the performance of the pipeline converter. The issues associated with multiplexing are analyzed.
Finally some less prominent ideas for conversion are briefly highlighted.
Access provided by Autonomous University of Puebla. Download chapter PDF
Similar content being viewed by others
Keywords
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
The analog-to-digital converter compares the input signal to a value derived from a reference by means of a digital-to-analog converter (Fig. 8.1). The basic functions of an analog-to-digital converter are the time and amplitude quantization. The circuit ingredients that implement these functions are the sample- or track-and-hold circuit where the sampling takes place, the digital-to-analog converter, and a level-comparison mechanism. The comparator circuit is the location where the signal changes from its preprocessed analog form into a digital decision. After the comparator a digital circuit processes the decisions into a usable digital signal representation.
Various subdivisions of analog-to-digital converters can be made. Based on the timing of the conversion four categories can be identified; see Fig. 8.2:
-
The “flash” converters or “parallel search” converters use one moment in time for the conversion. The input signal and all the required reference levels must be present at that time moment. From a topological point of view no sample-and-hold on the analog side is required. The latches in the comparators form a sort of digital hold structure. Fast converters are possible; however, the requirement to provide decisions on 2N reference levels leads to an exponential growth of the area and power of the converter. An elegant variant is the “folding” converter. Applications that require the highest speed and modest accuracy are served by these converters.
-
The second category is the “sequential search” converter. This class builds up the conversion by choosing at every new clock strobe a new set of reference levels based on the information processed up to that moment. For each step a suitable resolution can be chosen, mostly based on a power of 2: 21, 22, 23, etc. A fundamental choice is to use the same hardware for all processing steps of one sample or to use dedicated hardware for each next resolution step. In the last approach the total processing time for a sample is still the same, but more samples can be processed at the same time. Principles in this category are successive approximation conversion, pipeline conversion, and multistep conversion. The combination of high accuracy and rather high speed makes these converters suitable for many industrial and communication applications.
-
On the opposite side of the spectrum is the “linear search” converter. All potential conversion levels are in increasing or decreasing order generated and compared to the input signal. The result is an extremely slow conversion, built with a minimum amount of hardware, and tolerant to component variations. An example is the dual-slope converter. The robustness of these converters makes them popular for slow-speed harsh environments, such as sensor interfaces.
-
The last category of conversion principles is mentioned here for completeness. The oversampled converters use mostly a few reference levels and the output switches frequently between those reference levels to create a time average approximation of the input. The accuracy comes from the time domain. These feedback-based delta-converters do not provide the conversion result at a determined point in time but are accurate over a larger number of samples. The special techniques and analysis tools for these delta modulators are discussed in Chap. 9.
The first three categories are called “Nyquist converters.” These circuits convert a bandwidthFootnote 1 close to f s ∕ 2 and often operate at the speed limit of the architecture and process. This chapter discusses the flash, subranging, successive approximation and linear converters after a discussion of the comparator.
8.1 Comparator
Every analog-to-digital converter contains at least one comparator. There are as many comparator circuits as there are analog-to-digital converter designers. Many aspects need consideration when designing a comparator. These aspects may vary for every different application, for specific class of signals, a technology, etc. No universal “one design fits all converters” comparator exists. Yet some general remarks on the design of the comparator can be made. Accuracy and speed are the global design parameters that have to be balanced versus the power consumption.
The fundamental task of a comparator is to amplify a big or small difference between its input terminals into a digital decision. In other words to extract the sign of the differential input signal, a number of requirements can be specified for a comparator:
-
A large amplification is imperative.
-
A wide bandwidth for operating on high-frequency signals.
-
Accuracy of various forms is required. In practical terms this means a low input offset, a low noise figure, for 1/f noise as well as for thermal noise. Clocked comparators should not add uncertainty to the decision moment: a low timing jitter is required.
-
A low-power consumption, especially in analog-to-digital converters employing a lot of comparators.
-
A wide input common-mode voltage range, with a high common-mode rejection.
-
The previous comparator decision should not affect the following, no memory effect.
Figure 8.3 shows three topologies for comparators. The straight-forward limiting amplifier (top) consists of a cascade of amplification stages to obtain as much gain as possible. For a given current consumption the unity gain bandwidth per stage determines the overall speed of this chain of amplifiers (compare Sect. 2.7.2).
If a single amplifier stage has a unity gain bandwidth ωUGBW and an amplification A, then the dominant pole is at \(\tau = A/{\omega }_{\mathrm{UGBW}}\). The response of a cascade of M comparators is
An excitation with a step function results in
For t < τ the cascade of comparators behaves as a cascade of integrators; therefore the response is proportional to (t ∕ τ)M.
A second problem concerning the speed of this comparator is the recovery from the previous decision. Unless limiter circuits like diodes are used, the last stages of the amplifier will go into saturation. This will cause the inversion charge of MOS devices to be lost. The time required to resupply this charge leads to a delay during the next comparison.
Yet, the straightforward limiting amplifier is popular as it requires no activation by a clock pulse. Often a string of inverters is used or some simple differential stages.
The second topology of Fig. 8.3 uses a small amplifier as a positive feedback element. As long as this amplifier is much weaker than the feed-forward path it will only marginally contribute to the amplification. What it can do is add a threshold in the decision process. This so-called hysteresis is discussed in Sect. 8.1.2.
In the last topology the feedback path of the amplifier is of comparable strength to the forward path. The idea of this regenerative stage or latch is that the already build up difference in the forward stages feeds the positive feedback in order to reach a fast decision. This mode of amplification must be reset by a clock phase that clears the data after the decision.
The analysis of two positively fed back amplifiers or a latch is done in the Laplace domain. The nodes are labeled v A (t) and v B (t) or in the Laplace domain: V A (s) and V B (s). It will be assumed that there is an initial condition v B (t = 0)≠0:
where τ and A have the same meaning as above, but A is negative:
The inverse Laplace transform gives
After a few time constants have elapsed only the middle term in brackets is relevant:
The nodes of the latch show an exponential increase determined by the start value and the unity-gain bandwidth. In order to reach a gain comparable to a cascade of M amplifiers with a gain A a time of Mln(A) ∕ ωUGBW is needed. Ultimately the node voltage will be limited by the circuit and its power supplies. The exponential signal growth makes a latch a fast decision element in a regenerative comparator.
8.1.1 Dynamic Behavior of the Comparator
Most comparators use an input differential pair. Here the difference is formed between the input value and the reference value. The differential pair allows to create some tolerance for the common-mode level of the input signal. The differential current is applied to a positive feedback latch. A clock pulse will activate the latch and amplify the small input voltage difference to a large signal. A simple example is shown in Fig. 8.4.
The gain of the comparator is determined by the transconductance of the input differential pair and the load: g m, in ×Z load. This gain must be sufficient to suppress any secondary effects in the circuit. On the other hand there is no reason to boost the DC gain to very high values. Too much gain will cause saturation, slewing, and unnecessary kickback. The achievable speed performance is limited by the unity-gain bandwidth; see the previous section.
The bandwidth of the comparator must be analyzed both in small-signal mode as well as in large-signal mode. In small-signal mode the input transconductance and the capacitive load of the nodes V 1 and V 2 determine the bandwidth:
A large input transconductance is beneficial for a large small-signal bandwidth. Choosing a wide input transistor also helps in reducing the input-referred mismatch but creates a larger capacitive load. Also the parasitic coupling between the drain voltages and the input terminals will become stronger enhancing kickback.
In order to achieve the overall performance also the large-signal bandwidth of the circuit must be considered. Two main issues are crucial for the large-signal bandwidth:
-
The fastest change of the signal that is amplified without distortion is limited by the slew-rate:
$$\begin{array}{rcl} \mbox{ slew-rate} = \frac{\mathrm{d}V } {\mathrm{d}t} & =& \frac{{I}_{\mathrm{tail}}} {{C}_{\mathrm{load}}} \\ {C}_{\mathrm{load}}\frac{\mathrm{d}{V }_{1}(t)} {\mathrm{d}t} & \leq & {I}_{\mathrm{tail}} \\ 2\pi {f}_{\mathrm{in}}{V }_{1,\mathrm{max}}{C}_{\mathrm{load}}& \leq & {I}_{\mathrm{tail}}, \end{array}$$(8.5)where V 1, max is the amplitude of an equivalent sine wave. If the charging current during the transient of the signal exceeds the tail current, the charging of the capacitors in the circuit will be limited and distortion can follow.
-
A large-signal effect in this comparator is saturation.Footnote 2 The large signals that drive a comparator will force the input transistors and the internal components in a saturated “on” or “off” regime. Saturation of the input transistors creates significant currents in the gate connection; see Sect. 8.1.5. In order to revitalize the comparator all saturated components will have to be brought back into their linear operation regimes. This process requires current and the signal processing will experience a delay time. This will result in signal distortion. To prevent saturation effects, the comparator of Fig. 8.4 uses two diodes to limit the signal swing on the internal nodes from saturation. Various other circuit techniques can be used to reduce the internal voltage swings (nonlinear loads, cascode stages, etc).
8.1.2 Hysteresis
A comparator is designed to discriminate between positive and negative levels at its input terminal, irrespective how small these levels are and what the previous decision was. In many comparator designs this ideal situation is not achieved. Either intentionally or as an unwanted consequence of the topology, the comparator remembers its previous state. Figure 8.5 shows an elementary comparator consisting of two inverters. The output of the second inverter is partly fed back in positive phase to the input. The comparator input has now a preference to keep its present state and a small input value around the trip level of the inverter will not cause the output to change. Depending on the resistor ratio, the input will see a trip level that depends on the present state of the output. Going from negative input to positive or vice versa results in different switching characteristics; see Fig. 8.5(right). This effect is in analogy with magnetic materials called “hysteresis.” In this example the hysteresis creates an additional threshold for change. The example circuit in Fig. 8.5 belongs to the class of “Schmitt-trigger” circuits. These comparators are designed to allow a single decision in case of noise signals. In other words a Schmitt-trigger circuit decides only if a clear input signal is present and the hysteresis avoids that noise generates false outputs.
A practical example of unwanted hysteresis is a pre-latch stage that is connected to a second stage consisting of a latch activated by the inverse clock. In Fig. 8.6 the signal is fed from the amplifier to the latch via two transistors that are activated via two clocked transistors. The left-hand transistors will be out of inversion when that side of the latch stores a “1” signal. The right-hand transistor sees a “0” signal and is in inversion. Thereby the two coupling transistors create an unequal capacitive loading of the first stage. This loading favors a similar signal in the first latch when the latch sees only a small input signal. The consequence is a comparator with hysteresis.
In other configurations the opposite effect may be the case: the hysteresis favors change and the comparator toggles at every clock cycle for an input signal close to the trip level.
The previous state can be removed by resetting the latch in the comparator. Some designs simply disconnect the latch from the supply. This method assumes that there is sufficient time to discharge the latch nodes. A more active approach consists of adding a specific clear or reset mechanism to the latch. Figure 8.7 shows two configurations. The left-hand circuit connects the latch nodes to the power supply and actively removes all state information. The low-ohmic switches change the DC levels in the amplification branch. The DC level must be restored, and during that process any inequality in capacitive loading will show up as inaccuracy.
The construction on the right-hand side circumvents the restoration problem by pinching the two latch nodes together. This will keep the DC level of the nodes intact and sets the latch to its trip point. A proper choice of the impedance of the switch allows to use it as a differential load for the current of the input pair. The reset transistor must be bootstrapped in case of low power supply.
8.1.3 Accuracy
The required accuracy of a comparator depends on the required specification and the architecture of the analog-to-digital converter. In dual-slope, successive approximation and pipeline designs, the static random offset is a second-order effect and generates a (random) DC shift of the entire signal. In a full-flash converter the input-referred random offset is crucial because it will shift the individual reference levels and it impacts both integral and differential nonlinearities. Also in multiplexed analog converters the random offset returns as a spurious tone. The input-referred random offset σVin must be designed to a value a factor 5–10 lower than the size of the LSB at the comparator as an initial target. Fine-tuning of this requirement depends on, e.g., the tolerance for conversion errors on system level.
Accuracy has static and dynamic components. Just as in every analog circuit the static accuracy is (in a carefully laid-out circuit) determined by the random mismatch of a transistor pair; see Sect. 11.4. Of course the input differential pair is not the only contributor, also the mismatch of the load and the latch must be taken into account.
In the schematic diagram of Fig. 8.8 current differences caused by the input pair, the load and the latch all come together on the drains of the transistors. All contributions can be referred back to an equivalent input-referred random mismatch σVin. With the help of Eq. 2.18, the input-referred random offset is described as
The equation assumes that the random mismatch can be calculated in a linearized model of the circuit. Unfortunately in this equation the transconductance of the latch does not behave in a linear fashion. In one extreme there is no current running in the latch and its contribution to the input-referred random offset is zero. Directly after the clock is activated and a current flows in the latch transistors, a step function on the nodes V 1 and V 2 will occur. If the gates are not equal or in the presence of mismatches due to differences in capacitive loading, different charges are drawn from the local nodes and will create random differences in these voltage steps.
If, on the other hand, the latch is constantly fed with a small tail current that is not sufficient to activate the latch, the dynamic errors can largely settle before the clock is activated. However, the nonzero transconductance will contribute an additional component to the input-referred random offset.
Thermal noise and 1 ∕ f noise create additional accuracy limitations. Because these contributions are time varying, also offset compensated analog-to-digital converter architectures suffer from this limitation. The contributions to the noise of the individual components are referred back to an equivalent input noise source in a similar manner as for mismatch. If the input transconductance dominates the noise, the effective value of the input-referred noise is
and with a bandwidth of 10 GHz and an input transconductance of 1 mA/V the value for the input-referred rms noise is v in, noise = 400 μV. The thermal noise amplitude distribution creates a cumulative Gaussian probability distribution around the trip level (Fig. 8.9). In order not to exceed the accuracy specifications the bandwidth has to be reduced or more power has to be spent on improving the impedance levels.
8.1.4 Metastability and Bit Error Rate
In the comparator a fundamental problem arises in the form of metastability. Metastability is associated with any form of comparison and is also well known in, e.g., synchronization circuits. The crucial observation is that the time a comparator or latch needs to form a digital signal depends on the initial overdrive voltage. In other words, the input differential voltage determines the delay of the comparator.Footnote 3
For very small overdrive voltages, there is a fraction α of the LSB size where the comparator has insufficient voltage difference on its nodes to reach a decision in the limited time T s of a clock pulse. Now the comparator will not generate a clear “zero” or “one” output level. Without unambiguous signals the succeeding logical circuitry can generate large errors, e.g., if this digital signal is crucial for determining the MSB.
For small signals the latch can be viewed as two single-pole amplifiers in a positive (regenerative) feedback mode. The voltages on the nodes of the latch develop exponentially in time with a time constant τ; see Eq. 8.3. This time constant is determined by the internal node capacitance and the transconductance of the latch transistors. Now α can be approximated by
where the ratio between the maximum latch swing V latch and V LSB is estimated as 2N. The bit error rate is an important parameter in the design of fast converters with a high accuracy. In CMOS the time constant τ is formed by the parasitic and gate capacitances and the achievable transconductance.
A typical example with 8 bits assumes 5 fF total capacitance for 1 μm gate width, with 5 μA/V transconductance for the same gate width. A time period of T s = 20 ns results in a BER of 10 − 7. This BER can be improved to better than 10 − 8 by means of more current in the latch transistors. For converters with sample rates in excess of 100 Ms/s a BER of the order 10 − 8 means one error per second. Especially in industrial and medical equipment such an error rate can be unacceptable. A method to get an impression of the bit error rate is to apply a slow sine wave to the device with an amplitude that guarantees that no more than one LSB change occurs at the digital output. Now the bit error rate can be estimated by recording output codes that differ more than 1 bit from the preceding code.
From a fundamental point of view the BER cannot be avoided completely; however, decreasing the time constant (by lower capacitance and higher transconductance), a BER of 10 − 13 is possible. Measures to improve the BER include improving the latch speed with more current and smaller capacitances, additional gain stages or even a second latch, and a special decoding scheme avoiding large code errors due to a metastable state.
Example 8.1.
Calculate the bit error rate of a latch in 0.18 μm CMOS with 0.5/0.18 μm NMOS transistors and 100 μA total current. The latch is used in a 0.5 Gs/s application.
Solution. The transconductance of the transistors is \({g}_{m} = \sqrt{2I(W/L){\beta }_{\square }} =\) 0.3 mA/V. The gate capacitance is 0. 5 ×0. 18 ×8. 3 fF = 0.75 fF. The succeeding stage will load latch with double or triple this amount. Some wiring and diffusion capacitance will result in a total load of around 10 fF, leading to a time constant of 35 ps. The decision period is a 40% fraction of the 2 ns sample rate. So the bit error rate is estimated at \(\approx {2}^{N}{\mathrm{e}}^{-{T}_{s}/\tau } = {2}^{N} \times 1.2 \times 1{0}^{-10}\). For a 7-bit resolution converter this would lead to BER = 1. 5 ×10 − 8.
8.1.5 Kickback
The comparator is a nonlinear element: the only relation between the input signal and the output is the sign. The decision process in the comparator is often implemented with transistors that pass through all operation modes of the devices. The charges controlling the devices will show considerable variation. These charges have to be provided and will be dumped preferably in the power supply lines; however, also an exchange to the input and reference signals will occur.
Figure 8.10(left) shows a differential input pair. The input voltage difference will lead in the succeeding circuits to a decision marked by sharp voltage transitions. Despite that the input differential pair remains in normal operating mode, the drain-gate capacitors of these MOS devices will pass these fast edges to the input and reference nodes thereby generating “kickback.” In some comparator designs these transitions can be as large as the power supply voltage. Figure 8.10(right) shows a full-flash circuit. In this architecture the kickback effect is strong as the contributions of many comparators add up. During the simulation of the comparator ideal voltage sources instantly drain the charges from saturation effects and therefore will result in an optimistic performance prediction. Realistic impedances at the input terminals of the comparator allow a better simulation prediction of the performance in the presence of kickback.
Reducing the kickback signal requires to decrease the coupling capacitances by reducing the dimensions of the input-related circuit elements. Inside the comparator the swing of the signals must be sufficient to drive the next stages but can be kept as low as a few tenths of a volt by swing limiting measures. The additional advantage is that the transistors in the comparator remain in inversion, thereby avoiding time loss due to recharging. A rigorous method applies an additional preamplifier. Unfortunately these measures compromise the performance. Small input transistors cause high random offset. Lowering the swing of the transitions requires some form of separation between the full-swing digital output and the input. Separation stages, however, will create additional delay.
8.1.6 Comparator Schematics
Many comparator designs have been published in literature and there is obviously not a standard circuit topology. This is on one hand caused by the evolution of the technology. The drive capabilities of the transistors have improved, but the power supply voltage and the input signals have reduced. On the analog-to-digital converter architecture side also a lot of developments have taken place over the last 25 years. The rise in popularity of the pipeline converter has allowed to spend more area and power on a comparator than a flash converter can tolerate. The following examples of comparator circuits are a subset of the published work and are meant to educate and perhaps inspire a new design.
The comparator published in [166] was designed in a 7 μm NMOS metal-gate technology. Figure 8.11 shows a CMOS variant of that design. A similar topology is found in [149, Fig. 13]. The input stage serves to amplify the differential signal and allows some common-mode rejection. The second stage is fed with the amplified signal to generate a digital decision. The intermediate amplification nodes separate the preamplifier from the latch. The problem with an intermediate node is that it creates an additional pole and slows down the design. In the design of Fig. 8.11 the poles are formed by the PMOS mirrors. These mirrors cannot easily be operated at a large gate-source voltage as the input range is reduced. This mirror also contributes to the input random offset. The strict separation of latch and input allows a small kickback effect.
The original design (1981) resulted in a random offset at the input of 6.1 mV, 5-bit resolution, 4 MHz signal bandwidth at 20 Ms/s.
The comparator in Fig. 8.12 also consists of a preamplifier (left) and a latch [167]. The preamplifier does not use a differential pair with tail current, but the inputs are capacitively coupled into the comparator. In the cross-coupled loop formed by the source followers and the capacitors, capacitive voltage shifting is used. The residual offset is 2 mV and in a 2 μm process 40 Ms/s was reported.
The comparator in Fig. 8.13 is designed for a folding analog-to-digital converter [168]. It consists of an input stage that feeds its differential current in a cascode stage. This construction avoids an intermediate pole that would slow down the circuit. On the other hand a reasonable shielding for kickback is obtained. The latch is equipped with two diode-connected transistors to have a current path available even if the latch is activated. Saturation of the input stage is thereby prevented. In a 0.8 μm CMOS process the 1-sigma input-referred random offset is 2.5 mV. The circuit runs up to 70 Ms/s sample rate in this process. Its speed will certainly benefit from advanced processes.
Figure 8.14 uses three phases to reach a decision [169]. When \(\overline{clock}\) is high the comparator is in reset mode. The signal is amplified over the resistance of the reset transistor. After \(\overline{clock}\) goes low, during a short period, the lower latch can amplify the signal. This amplification allows to suppress the mismatch of the upper latch section. After clock goes high, this amplified signal is boosted to digital levels. Some sensitivity to the nonoverlapping clock phases is present, as well as a considerable kickback.
The comparator in Fig. 8.15 is based on former bipolar designs [170]. The comparator routes a constant current through either the amplification side (clock is high) or through the latch. The speed is limited by the latch pair and its load. A lot of imperfections add up in the current path; therefore some more input-referred mismatch is expected. Also the kickback noise can be significant. This effect will depend on how well the drains of the input pair are kept stable. The accuracy of the crossing of the clock and the inverse clock is crucial. The design was used in a 0.5 μm CMOS process with a clock speed of 80 Ms/s.
A comparator for a 4-bit 12 Gs/s analog-to-digital converter uses a two-stage comparator (Fig. 8.16). The middle PMOS in the preamplifier serves as a load for the input pair. The sources of the input pair are switched to the positive power supply at the end of the amplification, which produces kickback noise via the coupling of the gate. The latch (right) is also used in the “StrongArm” design [172] and is not intended to resolve small voltage differences as it serves as an edge-triggered latch. If the clock is low the cross-coupled pair is reset and no current flows. A high-ohmic resistor (dotted) prevents leakage currents to charge nodes asymmetrically. At rising clock the input signal is amplified and regenerated in the latch to a full digital signal. After full settling the latch is consuming no current. The 1-sigma input-referred random offset in [171] was in 0.25 μm CMOS 60 mV and the bandwidth exceeded 2.5 GHz at 12 Gs/s. Another example of an implementation of this comparator is in a flash converter [173] where a good energy efficiency is achieved.
The comparator in Fig. 8.17 [174] is a further development of Fig. 8.16. The amplification is now carried out in a pre-stage, thereby reducing the amount of stacked transistors and the kickback noise. The design does not require any DC current, which makes it very suited for achieving low-power operation.
A more advanced comparator is shown in Fig. 8.18. The design is differential, thereby eliminating the PSRR problems. The random input offset of the comparator is estimated at 36 mV 1-sigma [99]. Still some time is needed for the bias setting in this 0.18 μm CMOS design. Interleaving of two input stages reduces in this converter this speed penalty.
Example 8.2.
A differential NMOST input pair (\(W/L = 50/2\)) is loaded with a PMOST current mirror (\(W/L = 36/1\) μm) in a process with \({A}_{{V }_{\mathrm{T}},N} = {A}_{{V }_{\mathrm{T}},P}=6\) mV μm, and the ratio between the beta square (for \(W/L = 1\)) is \(N/P = 3\). Calculate the input-referred mismatch.
Solution. In Fig. 8.19 the schematic of this circuit is drawn. With the help of Eq. 2.110 the standard deviations for the NMOS and PMOS threshold voltages are found: \({\sigma }_{{V }_{\mathrm{T}N}} = 6/\sqrt{50 \times 2} = 0.6\) mV, and \({\sigma }_{{V }_{\mathrm{T}P}} = 1\) mV. The PMOS transistor mismatch must be referred back to the input. This threshold mismatch translates into a PMOS current mismatch via \({g}_{m,P}{\sigma }_{{V }_{\mathrm{T}P}}\). The effect at the input terminals is the input-referred mismatch voltage. This voltage must generate in the NMOS transistors a current that compensates the mismatch current generated by the PMOS devices: \({g}_{m,N}{\sigma }_{{V }_{\mathrm{in}}P} = {g}_{m,P}{\sigma }_{{V }_{\mathrm{T}P}}\). So the total input-referred mismatch is composed of the NMOS and PMOS contributions:
8.1.7 Auto-Zero Comparators
Input-referred random offset is one of the key problems to battle in comparator design. Early on attempts have been made to “auto-zero” [175] or cancel [176] this offset. The basic schematic of Fig. 8.20 is similar to the track-and-hold circuit in Fig. 4.20. During the auto-zero mode the switches are in the dashed positions and the inverter is essentially in unity gain mode. The capacitor is charged on its left-hand side to V ref and on the right-hand side to the input offset. When the switches toggle the change on the input of the comparator equals V in − V ref. This voltage is amplified with the small-signal gain of the inverter and its successors. Some residual offset is due to limited gain and charge variation in the switches. This scheme was used in a 1.4 μm CMOS process [175] and allowed an analog-to-digital converter running at 40 Ms/s with 10 MHz bandwidth. It is clear that the charging and discharging of the input capacitor puts extreme demands on the input and the reference impedances. The implementation as depicted in Fig. 8.20 has the additional disadvantage that the power supply rejection ratio (PSRR) is low. A large part of the power supply variation is translated in a signal contribution on the input. In the case of an inverter the PSRR is around 0.5. So the power supply has to be kept clean to the level of a few V LSB. Also the timing of the offset cancellation is a point of consideration. Offset compensation per clock cycle costs 30–50% of the available sample period and reduces the maximum speed. Offset compensation at a fraction of the sample rate is possible but can introduce spurious components at those lower frequencies.
The auto-zero cancellation, as shown in Fig. 8.20, acts as a transfer function for all (unwanted) signals e(z) that originate at the input of the inverter. The error component in the output signal is found in a similar manner to the analysis in Sect. 4.4. The error component in the output signal is
The exponent − 0. 5 assumes a 50% duty cycle of the switching signal. This transfer is characterized by a term 2sin(πf ∕ 2f s ). Low-frequency components are suppressed, but higher frequencies can even experience some amplification. Moreover the switching sequence acts as a sampling mechanism for unwanted high-frequency signals, thereby shifting these high frequencies into the signal band. The auto-zero capacitor acts as a sampling capacitor for which the kT ∕ C noise analysis applies. Running this offset compensation scheme at low frequencies results in stacking of noise and down-sampling of spurious signals (e.g., from the substrate). See also the current-calibration technique in Sect. 7.7. Another class of auto-zero mechanisms uses adjustable voltages or currents to reduce the input-referred offset. Figure 8.21 shows the basic idea implemented with two controlled current sources [177]. The necessary corrections are carried out by means of an algorithm, either at start-up or during operation. If the chip contains non-volatile memory also programming after production is possible.
8.1.8 Track-and-Hold Plus Comparator
Random-offset reduction is necessary to achieve 8-bit DNL performance. In most offset reduction schemes the offset + signal and the offset are determined at different points in time, so at least one must be stored in a capacitor. Fukushima et al. [175] and Kusumoto et al. [178] describe a well-accepted method to perform offset reduction with the aid of a capacitor at the input of the comparators which switches between input and reference; see Fig. 8.20. The disadvantage of this method is that the high capacitive input load requires a low-ohmic ladder (300 Ω) and poses high demands on the circuitry for driving the analog-to-digital converter. The single-sided input capacitor has a large parasitic capacitance to a bouncing substrate in a mixed signal chip. The inherent capacitive input voltage division attenuates the signal. The basic inverter-type comparator has a poor power supply rejection [179], which affects the performance if power supply bouncing occurs between coarse and fine cycles. These comparator design points have to be solved for embedded operation.
Figure 8.22 shows the comparator that was used in several analog-to-digital converter designs (see Sects. 8.9.1–8.9.3).
With the exception of input and ladder terminals, the design is fully balanced and the PMOS current sources allow a good PSRR. The design consists of an input stage N1, from which the signal is fed into a sample-and-hold stage N2,S1,C. Comparison involves three cycles: sampling, amplification, and latching. During the sampling phase switch S1 is conducting and \({V }_{\mathrm{in}} - {V }_{\mathrm{ref}} + {V }_{\mathrm{off}}\) is stored on both capacitors. These capacitors are grounded on one side and do not suffer from parasitic coupling to substrate. V off represents the sum of all the offsets in the comparator. During the sampling phase the negative conductance of latch stage N3 is balanced by the positive conductance of the load stage N4. Their combination acts as an almost infinite impedance, which is necessary for good signal + offset storage. The latch stage has twice the W ∕ L of the load stage, but its current is only half due to the current mirror ratio N5, N6. For large differential signals the effect of the factor 2 in W ∕ L of N3 and N4 becomes important: the conductance of N3 reduces at a much higher rate that of N4, so the effective impedance of N3–N4 collapses. The large-signal response is consequently improved by the reduced time constant. The feedback of N2 via the switches S1 allows a 150 MHz bandwidth, resulting in a high-quality S/H action.
After the sampling phase, the switch S0 at the input connects to the reference voltage, effectively disconnecting the common input terminal from the comparator. As switches S1 are disconnected, the sample-and-hold stage will generate a current proportional to \({V }_{\mathrm{in}} - {V }_{\mathrm{ref}} + {V }_{\mathrm{off}}\), while the input stage and the rest of the comparator generate only the part proportional to V off. The (differential) excess current is almost free of offsets and will be forced into the load-latch stage N3–N4. Switch S2 is made conductive, which increases the conductance of N4 and decreases the conductance of N3; the gain of N2 on N3–N4 is now about eight for small differential signals.
Finally, S3 is made conductive; the current now flows in a 2:1 ratio into N3–N4, thereby activating the latch operation. The latch decision is passed on to the decoding stage and a new sample can be acquired. Remaining random offsets (approx. 0.4 mV) are caused by limited gain during the sampling phase, charge dump of S1, and the difference in matching contributions of N3 and N4 in the sampling and amplification phases.
8.2 Full-Flash Converters
Full-flashFootnote 4 converters are used for two main purposes. As a stand-alone device, this converter can achieve the highest conversion speeds for low (6-bit) resolutions [180]. Another important field is the application in lots of other analog-to-digital conversion architectures, such as subrange converters. A full-flash converter is comprised of a resistor ladder structure whose nodes are connected to a set of 2N − 1 comparators; see Fig. 8.23. A decoder combines the comparator decisions to a digital output word.
The input signal is compared to all reference levels simultaneously. After the sampling clock becomes active, a part of the comparator circuits with an input signal lower than the local ladder voltages will generate a logical “zero,” while the other comparators will show a logical “one.” The digital code on the outputs of the comparators is called a “thermometer code.” A digital decoder circuit converts the thermometer code in an N-bits output format (mostly in straight binary format).
The input signal for a full-flash converter is only needed at the moment the latches are activated. The sample-and-hold function is inherently present in the digital latches of the comparators. For most applications an external sample-and-hold circuit is not needed. Full-flash converters are the fastest analog-to-digital converters; however, their complexity and their power consumption grow with the number of comparator levels 2N. Also the area and the input capacitance grow exponentially with N.
The capacitance at the input of a full-flash converter is largely determined by the input capacitance of the comparator. If that input capacitance is formed by, e.g., a differential pair, the effective input capacitance of the comparator will depend on the input signal. Low-level single-ended input signals with respect to the local reference voltages of the comparators will result in a current starved input branch of the differential pair and a high signal will keep the input transistor in inversion. An input signal lower than the local reference voltage will see a low input capacitance as the MOS input transistor is out of inversion. A high input signal creates an inversion charge, a considerable input gate-source capacitance, and a high input capacitance. The group of comparators below the decision level with a high input capacitance and the group above the decision level with a low capacitance, Fig. 8.24, make the input impedance of a full-flash converter signal dependent. Second-order distortion will arise if the converter is fed from a source with source impedance. If the input capacitance for single-sided operation is defined as
with V C as the voltage over the nonlinear capacitor, the capacitive current is found using Eq. 2.56:
A correct analysis requires to equate this current to the current through the resistor, resulting in a nonlinear differential equation. The substitution \({V }_{C}(t) = 0.5{V }_{\mathrm{ref}} + 0.5{V }_{\mathrm{ref}}\sin (\omega t)\) assumes that the nonlinear term is relatively small and will not substantially change V C (t). Evaluation of the last part of the equation leads to a second harmonic current, which is multiplied with the input resistor R and compared to the first harmonic term in V C (t):
This estimate for HD2 is proportional to the signal frequency, the input impedance, and the amount of capacitive variation. For f = 1 GHz, R = 50 Ω, and a capacitive variation of 100 fF a distortion level of − 37 dB results. Changing the comparator into a full-differential design with two input terminals and two reference voltage terminals will solve this problem at the expense of more current and area.
Full-flash converters are predominantly used in high-speed applications. These applications require tight control on the timing of the converter. Jitter control is crucial to high performance; see Sect. 3.1.7. However, also in the actual design of the converter, attention has to be paid for balancing the timing accurately. The impedance of the wiring in combination with a string of load elements (e.g., inputs to the comparators) can easily lead to delay differences between individual comparators. In the example of Fig. 8.25(left) the clock and the signal come from opposing sides in the structure. For signal levels close to the bottom of the structure the signal will be delayed with respect to the sample clock, while at levels close to the top, the signal will be advanced with respect to the sample clock. In a structure where the signal conversion is linearly related to the position of the comparators, the relative delay (ΔT) of the signal versus the clock is proportional to the signal:
This timing error translates in a second-order distortion component with a relative magnitude of 0. 5ωΔT. Even with modest signal frequencies of, e.g., 10 MHz and a delay of 100 ps this results in a − 50 dB distortion component. This example shows that the relative timing of the signal and sample must be accurate. Therefore a treelike structure as in Fig. 8.25(right) is applied in high-performance converters.
Example 8.3.
A group of comparators is on regular intervals connected to the input signal line of total length 640 μm and width 1 μm. Every comparator has an input capacitance of 0.1 pF. The clock arrives synchronously at all comparators. Estimate the expected distortion for a 100 MHz signal.
Solution. The total resistance of the wire is \((640/1) \times 0.1\,\Omega = 64\,\Omega \). The total capacitance is 6.4 pF. In Sect. 7.2.1 an analysis was made for a double terminated structure with distributed resistance and capacitance. The structure in the present example can be considered a half of that problem. So the time constant is easily found by considering that a double structure behaves with τR tot C tot ∕ 8 leading to τ = 0. 2 ns. The relative magnitude of the second harmonic component is estimated with Eq. 8.13 as 6%.
8.2.1 Ladder Implementation
In Sect. 7.2.2 the dynamic behavior of a resistor string was analyzed. This theory is applicable to the design of the ladder structure in the full-flash converter. The time constant for settling was found to be
with r and c the resistivity and capacitance per unit length. In a full-flash converter with N-bit resolution, this equation is rewritten as
R tap is the resistance between two tap positions on the resistor ladder and C tap represents the total capacitance on a tap and is composed of the input capacitance of the comparator, the bottom-plate stray capacitance of the resistor, and all wiring parasitics. With C tap = 0. 1 pF, R tap = 1 Ω, and N = 7 a time constant τ = 0.16 ns will result, which would allow a sampling speed of around 1 Gs/s. The ladder impedance is 128 Ω. A 1 V reference voltage over the ladder already requires 8 mA.
In a similar manner as the time constant, the DC current that, e.g., bipolar transistors or some auto-zeroing schemes can draw from the ladder can be estimated. See also example 7.1.
With the same parameters and \({I}_{\mathrm{tap}} = 1{0}^{-6}\) A, the voltage deviation in the middle of the ladder equals 1.6 mV. This loading effect of the ladder by the comparators is more pronounced in bipolar design. Darlington stages in the comparators are used to reduce the loading of the ladder by base currents and at the same time reduce the kickback effects [181].
This example shows that even modest specifications in a standard full-flash converter require a low-ohmic ladder. Often the ladder is constructed from the metal layers or special materials on top of the device. These materials can easily exhibit gradients and although no more than 6–7 bits of resolution is required, some precautions have to be taken to mitigate the gradients. An antiparallel connection of two ladders reduces the gradient (Fig. 7.9).
8.2.2 Comparator Yield
The key requirements for the choice of a comparator are a low capacitive load, no DC input current, low random offset, low kickback, high switching speed and bandwidth, and low power. With the exception of low random offset, most of these requirements can be met by using small-size transistors.
One of the major differences in the design of CMOS and bipolar analog-to-digital converters is the lack of accuracy in CMOS comparators. A bipolar differential pair has a random offset on the base-emitter voltage V be in the order of \({\sigma }_{\Delta {V }_{\mathrm{be}}}\)= 0.3 mV. A pair of NMOS transistors with small gate lengths show random offsets in the order of \({\sigma }_{\Delta {V }_{\mathrm{T}}}\)= 2–6 mV; see Sect. 11.4. Because of the low CMOS gain, the offsets of the entire comparator accumulate, which may lead to σ = 5–20 mV as a total input-referred random offset.
The random comparator offset in an N-bit full-flash analog-to-digital converter (with 2N − 1 comparators) affects the DNL or non-monotonicity (DNL \(= -1\)LSB). The DNL for a converter with 2N conversion levels is specified as
V j is the value of the input signal which causes comparator j to flip and consequently contains the comparator random input-referred offset. V LSB is the physical value corresponding to an LSB.
The DNL is often used as an elimination criterium and determines the yield. The actual value of the DNL, being the maximum of 2N − 1 differences of stochastic variables, is a random function itself. Figure 8.26 shows the distribution of the actual DNL of 1,000 8-bit full-flash converters, generated by means of Monte–Carlo simulation. The shape of the distribution is characteristic for production measurements of various types of converters. The distribution is not Gaussian as the DNL is a nonlinear function. The comparator random offset was in this example chosen to be σ = 0. 15V LSB, corresponding to \(\sigma = 0.586 \times 1{0}^{-3}{V }_{\mathrm{ref}}\). There are almost no trials with an actual DNL < 0.5 LSB, although all trials result in monotonicity. For half of the trials the actual value of the DNL is lower than 0.64 LSB, which is also found in the following first-order calculation:
The \(\sqrt{2}\) factor in the second line stems from the fact that the DNL is due to the difference between two comparator trip levels.
A more formal analysis results in a yield prediction. If the input random offset of every comparator is given by a Gaussian distribution with zero mean and a standard deviation σ, then the probability of all the comparators being within the monotonicity limit can be calculated. This probability is an estimation of the yield of the analog-to-digital converter. Ideally, \(({V }_{j+1} - {V }_{j}) - {V }_{\mathrm{LSB}} = 0\). Non-monotonicity occurs when comparator j + 1 (fed with a rising input signal) switches before the adjacent comparator j with a lower reference voltage does. In mathematical formulation the probability that non-monotonicity occurs is \(p = P({V }_{j+1} < {V }_{j})\). Then (1 − p) is the probability of comparators j and j + 1 switching in the correct order; this condition must hold for all 2N − 2 pairs of comparators, so
The mean value of the argument in the probability function for p is 0, while the standard deviation of the argument corresponds to \(\sqrt{ 2}\times \) the standard deviation of a single comparator σ in mV. The probability function is normalized to a standard normal curve N(0, 1).
Figure 8.27 shows the curves that relate the yield to the standard deviation σ of the comparator random offset for an input voltage range of V ref. A 10-bit converter requires a σ < 0. 25 ×10 − 3 V ref. This is still achievable in bipolar technology [182]. For higher accuracies trimming, higher input voltages or other forms of offset correction are needed. The 8-bit converter from Fig. 8.26 with \(\sigma = 0.586 \times 1{0}^{-3}{V }_{\mathrm{ref}}\) is indeed monotonic with close to 100% yield.
At first sight 1-bit more resolution requires that the comparator random offset should reduce by a factor of two. A 7-bit full-flash converter has to reach an input standard deviation of 1. 8 ×10 − 3 V ref to achieve an acceptable yield. At the 8-bit level comparators with random offset better than 0. 8 ×10 − 3 V ref are needed for the same yield. One-bit more resolution translates in a factor two reduction of the random offset standard deviation. Moreover, the same yield must be reached with twice the number of comparators resulting in a random offset reduction factor of 1.8/0.8, slightly higher than 2.
In Fig. 8.28 the requirements are more severe: now the probability of the converter achieving a DNL of less than 0.5 LSB has been calculated. The probability p of two adjacent comparators exceeding the DNL limits is
As expected, the σ required for a DNL value of 0.5 LSB has been more than halved with respect to the non-monotonicity requirement.
The demands for a two-stage subranging architecture are also shown for (a theoretical minimum of) 15 coarse and 15 fine comparators. Owing to the steep nature of the Gaussian distribution the advantage of having only 15 critical comparators results in marginally more tolerance on the input random offset voltage at a 95–99% yield level. This example indicates that these yield considerations for full-flash architectures give a good first-order approximation for more complex architectures.
Table 8.1 shows the effect of increasing the resolution with 1 bit in a full-flash analog-to-digital converter. In this table it is assumed that the comparator’s design comprises three transistor pairs that contribute to the random offset: the input pair, a current source pair, and a latch pair.
The first three lines specify the range and number of comparators in a full-flash converter. In line 4 the required overall yield of, e.g., 95% is recalculated to the required probability that a pair of adjacent comparators remains monotonic. This number is close to 1. For 1 bit more and double the number of comparators, this probability is even closer to 1. Now in line 5 a table for a normal distribution is used to find the number of sigma’s needed to reach this probability outcome. In line 6 the input-referred mismatch is found by dividing the value of 1 bit by this number of sigma’s. Another division by \(\sqrt{ 2}\) accounts for the step from a difference between two comparators to a single comparator. In lines 7 and 8 this mismatch budget is divided over three relevant pairs of transistors in a comparator. In line 9 the required gate area is shown, and finally line 10 gives the total capacitance per analog-to-digital converter. The input capacitance is dominated by the resolution 23N, yet it remains important to come to a high ratio between reference voltage (equals the signal swing) and mismatch coefficient. The difference between the input capacitance of an N-bit and an N + 1-bit converter is
The last lines in Table 8.1 show that the technology factor \({A}_{{V }_{\mathrm{T}}}^{2}{C}_{\mathrm{ox}}\) with dimension of energy, joule, is determining the outcome. This factor can be plotted versus the process generation, in Fig. 8.29. It is clear that the energy associated with threshold mismatch hardly changes over time. Given the reducing power supply (from 3.3 V down to 1.1 V) this implies that the power efficiency of straight-forward full-flash architectures will not scale and perhaps even deteriorate. The first indications on the performance in 28-nm high-k factor metal-gate processes are promising.
Example 8.4.
Compare the input capacitance of a 7-bit and an 8-bit full-flash converter with 1-V input range in a 65-nm process.
Solution. Table 8.2 shows the effect of increasing the resolution with 1 bit in a full-flash analog-to-digital converter.
Example 8.5.
In a simple flash converter the size of the transistor input pair of the comparators is 20/5 μm in a process with \({A}_{{V }_{\mathrm{T}}} = 15\) mV μm. The expected input signal is 1 Vpeak−peak. What resolution limit (if monotonicity is required with 99% yield) do you expect?
Solution. Monotonicity means that in case of an increasing input voltage, the comparator connected to a lower reference voltage switches before the comparator connected to a V LSB higher reference voltage. The standard deviation of the input pair and trip level is calculated as: \({\sigma }_{\mathrm{trip},i} = {A}_{{V }_{\mathrm{T}}}/\sqrt{WL} = 1.5\) mV, ignoring other contributions. The nominal difference between two trip levels is \({V }_{\mathrm{LSB}} = 2\mathrm{V}/{2}^{N}\). As both trip levels suffer from uncertainty, the standard deviation of the difference equals \({\sigma }_{i+1,i} = \sqrt{{\sigma }_{\mathrm{trip },i+1 }^{2 } + {\sigma }_{\mathrm{trip },i }^{2}} = 1.5\sqrt{2}\) mV. The probability P(x) that the difference between two trip levels stays within V LSB corresponds to the value of a normal N(0, 1) distribution for the quantity \(x > {\sigma }_{i+1,i}/{V }_{\mathrm{LSB}}\).
Monotonicity in a converter requires that all 2N differences are within one LSB. So this probability requires to multiply all 2N individual probabilities. Table 8.3 shows that a 7-bit converter is at the edge of acceptable yield.
The faster way to this result uses Fig. 8.27.
8.2.3 Decoder
In many analog-to-digital converters the decoding of the comparator decisions into a digital output word is not a problem, only the algorithm behind the decoding is interesting. Figure 8.30 shows a basic wired NOR decoding scheme for a full-flash converter. The decoding starts by a simple gate that converts the thermometer code at the output of the comparators in a 1-of-N code. This is the digital form of the mathematical derivative function. The function will indicate the pair of comparators where the input signal is between the reference values. The corresponding decode line is connected to a matrix of transistors laid-out in a straight binary code. The above-sketched operation can be disturbed by various mechanisms. If mismatch creates a situation where a lower or higher comparator switches too, more than one wired NOR input lines will be active. These errors are called “sparkles” or “bubbles.” This situation can also occur in the presence of high-slew-rate signals or metastability errors. Most of these sparkles will create a deviating code; however, if the sparkle affects a decode region around a major bit, full-scale errors can be the result. There are numerous ways to avoid that these sparkles upset the decoder. Figure 8.31 simply extends the thermometer decoding with an additional input. Many other solutions exist where different trade-offs with speed are made.
In many medium performance applications this scheme will work fine. However, if the operating frequency is increased to the limits of the technology, performance problems arise. At high operating frequencies the inherent capacitive load of a wired NOR structure becomes a burden. Buffering is required at the cost of power. In advanced processes the parasitic wiring capacitance fortunately reduces significantly thereby allowing fast processing of the decoding signals.
The above decoding schemes show a disadvantage in case of metastability. A meta-stable comparator output in Fig. 8.30 will affect two decode gates and their associated decode lines. If the metastable condition continues, opposing signals may appear in the two decode gates and a major decoding error will happen.
The MSB line in the Gray-decoding scheme of Fig. 8.32 is controlled via a comparator and two inverters. The last inverter, labeled “A,” drives the output line. The MSB-1 uses two gates “B” and “C.” For a signal on the input terminal lower than the reference voltage of this scheme, all comparators will signal a logical zero. Gate “B” receives a logical one and the NMOS will pull the line to a logical zero state. After the input signal increases to the level corresponding to the encircled code in Fig. 8.32 the input of gate “B” will go to logical zero just as gate “C.” Via both PMOS devices the MSB-1 line is set at a logical one state. If the input signal exceeds the reference levels in this drawing, the input to gate “C” will be a logical one, pulling the MSB-1 line to zero.
Each comparator in a Gray-decoder sets one single output line. A potential metastable condition does not spread out over more than one cell and can still be resolved if more time is allowed. The Gray code is an often used strategy in the first part of the decoder. For large decoders the remaining decoding can be done in conventional style.
8.2.4 Averaging and Interpolation
The main problem for improving the accuracy of a full-flash converter is the mismatch of the comparator stages. This mismatch directly translates in INL and DNL performance loss. In order to alleviate this problem the ratio between signal amplitude and input-referred random offset of the comparators must be improved. Since the early 1990s two techniques are applied for this purpose: averaging and gain stages with interpolation. The random mismatch problem in traditional full-flash converters is based on the ratio of the input signal and random offset in one comparator stage. The fundamental observation by Kattmann and Barrow [183] is to combine multiple input stages. The signals of these stages are added up linearly, while their mismatch adds up in a root-mean-square manner. Consequently their ratio will improve if more input stages are combined. Figure 8.33 shows the topology. The input stages of the comparators generate a differential current that forms a differential voltage over the resistors R t . These currents are combined through coupling resistors R c .
Figure 8.34(left) shows a part of the resistor network. R e is the equivalent impedance seen to the left and R t and R c add another stage to this network. Now the equivalent resistance after the addition of these two elements should again be equivalent to R e . Some arithmetic gives [183, 184]
where \(\alpha = {R}_{c}/{R}_{t}\). Based on this equivalent impedance the effect of the coupling resistor R c on various performance aspects can be derived. If one input pair creates an offset current resulting in a voltage v n over resistor R t , then the impact of v n on the neighboring voltage v n − 1 is
With α = 1 this factor is 0.38. Equation 8.23 is depicted in Fig. 8.34(right). A small α (low R c ) increases the coupling between the node voltages and improves the ratio between the linear signal component and the stochastic variation. Also the range of comparators that contribute is increased. This range cannot be made infinitely long because only comparators with input stages operating in the linear regime can effectively contribute. As an example Bult [185] used an averaging over five stages.
An issue with the averaging technique is the termination of the range. A low α factor means that a larger number of neighboring comparator stages are combined and a better random offset reduction is achieved. Near the limits of the range this means that a relatively large number of additional comparators are needed for achieving also an offset reduction at the extremes of the converter range. Scholtens [184] has proposed to use a dedicated termination cell at the end of each side of the comparator structure, which reduces this problem. Other techniques involve folding or are based on the Möbius band.
A second form of improving the ratio between the signal and random mismatch is shown in Fig. 8.35. In this scheme a group of additional amplifiers is placed before the comparators. The amplifiers locally boost the difference voltage between the signal and the adjacent reference voltages. The result is applied to an interpolation ladder. A typical gain stage will serve 4–8 comparators. The trade-off in this scheme is between the additional power needed for the high-performance gain stages and the reduction on the side of the comparators.
Figure 8.36 shows a full-flash converter placed in a system-on-chip design. Frequently averaging and interpolation are combined into the same design [184, 186].
8.2.5 Frequency-Dependent Mismatch
So far, no frequency dependencies of the input gain stages have been considered. Figure 8.37 shows an example of comparators during offset reduction. The offset reduction is accomplished by means of a gain stage before the latch stage. These elements can be identified in most offset reduction schemes. The latch stage is considered ideal except for a load capacitor C and a random offset source V o . Both are related to the latch transistor dimensions by C = WLC ox and \({\sigma }_{V o} = {A}_{{V }_{\mathrm{T}}}\sqrt{{N}_{T } /WL}\). \({A}_{{V }_{\mathrm{T}}}\) is the process constant for threshold matching (Sect. 11.4) and N T is the number of latch transistor pairs that contribute to the random offset. For low-frequency operation the input-referred mismatch due to the latch mismatch is calculated by dividing the latch mismatch by the effective DC gain. For high-frequency operation the input-referred random offset due to the latch is given by σ:
This is only a rough approximation, which must be adapted for the sample-and-hold operation, timing, and different architectures. It indicates that random-offset reduction is frequency limited and depends on design (N T , g m ), technology (\({A}_{{V }_{\mathrm{T}}}\), W, L), and power (g m , number of comparators). For example, in a 1 μm CMOS technology σ Vo ≈ 20 mV, gm ∕ 2πC ≈ 250 MHz, so the desired input random offset of 0.8 mV can be achieved up to 10 MHz bandwidth.
8.2.6 Technology Scaling for Full-Flash Converters
In 90-nm, 65-nm, and 45-nm various analog design constraints appear that affect the performance of converters. A few of these effects are:
-
The power supply drops to 1 V. As a consequence all signal levels will be lower. Differential design is imperative, yet it will be difficult to handle more than 0.3 V of single-sided signal swing.
-
Thresholds go down in order to keep the current drive at an acceptable level. Low-threshold voltages are not convenient for cascode structures because the input and output DC levels start to differ too much.
-
The mismatch for a fixed area device is less predictable due to additional implants. At 45 nm the same transistor size may show comparable random variation as in 90 nm.
-
The beta factor is low for minimum size devices; it can be improved by backing off on the designed gate length; see Fig. 2.44.
-
The construction of the transistor with high additional pocket dopes near channel to control the electric fields (halo implant) leads to a low intrinsic amplification factor of the device.
-
Deep n-well constructions reduce substrate noise and allow floating NMOS devices next to the floating PMOS devices.
-
Gate leakage of transistors with less than 1.5-nm effective gate oxide becomes a issue as the gate current (1–10 nA/μm gate width for 1.2 nm gate oxide) will load the ladder.
8.2.7 Folding Converter
A variant of a full-flash converter is the folding analog-to-digital converter [2, 168, 187, 188] in which a preprocessing stage “folds” the input signal. Figure 8.38 shows the general idea: the input signal is folded into (in this example) eight sections. The resulting folded range is applied to the succeeding analog-to-digital converter and is reduced to 1/8 of the original range. Next to this analog-to-digital converter, this method requires a circuit that performs the folding operation and a coarse analog-to-digital converter to keep track of the section number. This partitioning reduces the total number of comparators. If an 8-bit flash converter is split in eight folding sections (3-bit) and a remaining 5-bit fine flash converter, a total of \({2}^{3} + {2}^{5} = 40\) comparators are needed. The folding principle was originally developed in bipolar technology [187, 189]. Later on the folding principle was applied in CMOS analog-to-digital conversion [168, 170]. In both technologies the basic topology is a parallel arrangement of differential pairs. These pairs are driven by the input signal and have each a local reference voltage of \(1/16,3/16,5/16,\ldots \) of the full-scale reference voltage. In Fig. 8.39 the first three sections of a folding stage are depicted. In this example the reference voltages are chosen for F = 8 folding sections spaced at 1 ∕ F fractions of the overall reference voltage. The transconductance of each stage is designed to cover an input voltage range of ± 1 ∕ 2F of the reference voltage. In this setting the F stages cover the entire input range. The signal itself will select the input stage. The output of the folding stage on an input ramp is a triangle-shaped signal with a periodicity of half of the number of fold sections. A full-range sinusoidal input signals will be multiplied with this triangular function and generate frequency folding signals at (F + 1) and (F − 1) times its own frequency. A full-range input signal results in a folding signal with (F + 1)th and (F − 1)th harmonics. Smaller signals use less folding stages and result in lower-frequency harmonics. This multiplication effect is a potential cause for distortion products in a folding analog-to-digital converter when this higher-order signals proceed to the output. Moreover the bandwidth of the output stage needs to accommodate these frequencies. After the folding stage some gain can help to reduce the accuracy requirements for the comparators in the succeeding full-flash stage.
The crossover point between the stages in the basic concept is a weak point in the architecture of Fig. 8.39. In order to mitigate the problems with the crossover points, mostly a dual folding architecture as in Fig. 8.40 is used. The second folding stage is shifted by half of the range of a single folding section 1 ∕ 2F, thereby creating a linear transfer at the crossover points of the first folding stage. The coarse sub analog-to-digital converter selects the linear part of the transfer curves. More recent designs use a resistive interpolation technique between the outputs of these voltage-shifted folding stages. This results in bundles of transfer curves where the comparators trigger at the crossover of the appropriate combination of (interpolated) folding signals [168, 185]. Proper design of the preprocessing stage where high speed and high yield are combined is the critical issue.
The architecture of Fig. 8.41 requires a sample-and-hold circuit. The first observation is that the input signal uses two paths through this converter: the path via the coarse converter and the path through the folding stage. The outcome of these paths must remain synchronous within one clock period. The advantage of using a S/H circuit is that signal propagation errors in the analog preprocessing are reduced and that architectures can be used that make multiple use of the input signal. The second reason for using a sample-and-hold lies in the observation that folding stages generate frequency multiples of the input. A sample-and-hold will reduce this problem to a settling issue. Design experience has shown that a high-speed S&H running at full signal and bandwidth requires 30% of the total analog-to-digital converter power budget.
The remaining problem with folding analog-to-digital converters is random offset in the folding input pairs. Any deviation in one of the folding stages will translate in performance loss. An attempt has been made to address this issue [185] by using an interpolation method at the cost of a lot of power. In bipolar technology a performance level of 10 bits has been reported [190], while in CMOS an 8–9-bit level is state of the art [168, 170, 185]. A form of calibration can further improve the resolution [191].
Example 8.6.
In an AD converter with an input range of 1.024 V the comparator can have an input-referred error of maximum/minimum \(+2/ - 2\) mV. What is the best resolution a full-flash converter can reach if a DNL of maximum 0.5 LSB is required? Which converter type could reach a better resolution?
Solution. A DNL error is caused because the trip levels shift due to comparator mismatch (Fig. 8.42). In this case potentially the ith trip level can shift + 2 mV, while the i + 1th trip level shifts − 2 mV. These two errors together cause a maximum DNL error of 0.5 LSB. Consequently \(0.5{V }_{\mathrm{LSB}} = 2 + 2\) mV. An LSB size of 8 mV results in a 7-bit converter.
Any converter based on a single comparator can perform better, e.g., a successive approximation converter.
8.2.8 Digital Output Power
The result of an analog-to-digital conversion is a digital word changing its value at the speed of the sample clock. Obviously this interface to the digital processing consumes power as is given by the standard digital power equation. Charging a capacitance C load requires C load V DD 2 energy from the power supply. Assuming that at every sample pulse half of the N output pins will change state and only half of those will require energy from the power supply yields
With f s = 1 GHz, V DD = 1 V, N = 10 bit, and on-chip capacitive load of C load = 1 pF, the power consumption is 10 mW. Much of this power contains signal-related components that can cause serious performance degradation if these components influence the analog signals. The digital output power is preferably delivered by a separate power supply.
If an external load must be driven by the digital output, the capacitive load is at least an order of magnitude higher: 10–20 pF. The power needed in the digital output driver climbs to 0.2 W or more. Special precautions must be taken to avoid coupling between these drivers and the rest of the analog-to-digital converter and other analog circuits. Separate power wiring, power bond pads interleaved between the output bits. Also the heat production of the drivers can be of importance. There are various ways to reduce the effect of the digital output section. Examples are: reducing the output loadFootnote 5 by connecting an extern digital register closely to the analog-to-digital package, low-swing outputs, and small damping resistors in series. More expensive measures implement differential output ports or digitally coded outputs. Low-sample-rate converters can use a parallel-to-series output. All N data bits are shifted out via a single bond pad at a clock rate of N ×f s . In fact, this will not reduce the needed output power, but the much higher frequencies will contain less signal-related energy.
8.3 Subranging Methods
For accuracies of 8 bits or more, full-flash converters are no economical solution due to the exponential growth of input capacitance, area, and power. Multistep methods allow to achieve higher resolutions. In Fig. 8.43 the signal flow in a two-step converter is shown. The signal is sampled and held at the input. A limited resolution analog-to-digital converter (a small full-flash) with a resolution M 1 estimates the signal. This information is fed to a digital-to-analog converter and subtracted from the held input signal. The subtraction results in a residue signal, with a maximum amplitude fraction of \({2}^{-{M}_{1}}\) of the input range. This signal is amplified in a second S&H gain stage. A second converter with a resolution M 2 converts this residue signal. This simple approach results in a converter with a resolution of \({M}_{1} + {M}_{2} = N\). In this elementary approach of this converter only 2M1 + 2M2 ≪ 2N comparator circuits are needed. Converters based on this principle are known under names as “subranging analog-to-digital converters,” or “coarse-fine analog-to-digital converters.”
For this type of conversion additional components are present such as sampling circuits and an additional digital-to-analog converter. After the subtraction the amplitude of the remaining signal is small: an additional amplification step boosts the signal and consequently reduces the effects of errors in the succeeding processing.
8.3.1 Overrange
A disadvantage of the set-up in Fig. 8.43 with \({M}_{1} + {M}_{2} = N\) is the need for a perfect match between the ranges of the first and second converters. If the first (coarse) converter decides for the wrong range, there is no correction possible. However, by adding additional levels on both sides of the second converter range (see Fig. 8.44), errors from the first converter can be corrected [192]. This “over range” limits the accuracy requirements on the coarse analog-to-digital converter. In some designs the over range doubles the total range of the fine converter.
Full accuracy (N-bit) is still needed in the digital-to-analog converter and in the subtraction circuit. Implicit in this method is that the subtracted portion of the signal is known with the accuracy of the full converter. The speed of this converter is in first instance limited to the time needed for the input track-and-hold, the first coarse conversion, the digital-to-analog settling, the subtraction, and the second fine conversion. This processing can however be pipelined over two sample periods by inserting a track-and-hold circuit behind the subtraction and amplification point. Now two successive samples are processed in a pipelined fashion, and the sampling speed is limited to the processing speed of just a single section.
The over range feature allows to reduce the time for the signal to settle in the chain from coarse converter, via digital-to-analog converter and subtraction node. The resulting error and the potential offsets should remain within the over range section. This observation allows a considerable increase of the speed. The principle of coarse-fine conversion can be extended to three or more stages and resolutions of 14–15 bits [193].
8.3.2 Monkey Switching
The principle of subranging is limited by the quality of the correspondence between the digital-to-analog conversion and the fine conversion range. There are various ways to link the output of the coarse conversion to the fine range. In Fig. 8.45 an elementary connection topology is depicted. The fine ladder is connected to the selected range of the coarse ladder via two buffers A and B. These buffers can have a gain of 1 or more. If these buffers suffer from offsets the range defined by the coarse ladder will be stretched or shrunk. In Fig. 8.45 the buffers A and B move over the coarse ladder in a fixed mutual position: A is connected to the low side of the coarse-ladder tap and B to the high side and this order remains if the signal increases the sample that is in the adjacent coarse-ladder segment. This sequence causes an INL and a DNL error at the transition points and shows up in the integral and in the differential linearity plots. Especially the sharp transition at the coarse conversion transitions leads to large DNL errors.
In Fig. 8.46 the control of the connections is different: if the converter decides to connect to a higher segment the lower buffer (A in this example) is disconnected and reconnected to the top side of the next higher segment, while buffer B remains connected to the same tap of the coarse ladder. When increasing the input voltage slowly the buffers will alternately connect. This method is often referred to as “monkey switching.”Footnote 6 The DNL transitions are strongly reduced. However, the INL errors remain and are visible together with the errors in the fine converter as a repetitive pattern; see Fig. 8.47. For a recent alternative see [194].
The setup of the timing is essential especially if additional time periods are allocated to offset cancellation. Typically the coarse converter is activated after some 10–20% of the hold period. This allows maximum time for the digital-to-analog converter, the subtraction mechanism, and the succeeding amplifier to settle.
An alternative to the standard subrange scheme avoids the subtraction and the issues due to offsets between fine and coarse sections. A resistive ladder structure feeds both the coarse and the fine converter sections [160, 175, 178, 179] as shown in Fig. 8.48. The coarse comparators are connected to ladder taps spaced at eight LSB positions apart. The decision of the coarse converter will select a row of switches which is then fed to the fine comparators. Another extension [175] is to use two banks of fine comparators that will alternately digitize the signal, thereby allowing more time for the settling process. In [178] a capacitive interpolator is used to form the intermediate values for the fine conversion.
These methods use the main resistive ladder structure for both the coarse and fine conversion. This requires special measures to keep the spurious voltage excursions on the ladder under control. In [160] this is realized via a second low-ohmic ladder in parallel to the main ladder similar to Fig. 7.44.
The dominant implementation of stand-alone subrange analog-to-digital converters for industrial applicationsFootnote 7 uses a three-stage approach [195]; see Fig. 8.49. The first stage typically converts 4–5 bits and is equipped with a high-performance track-and-hold. The reduction of the distortion in the track-and-hold is the dominant challenge in these converters. A low distortion results in an excellent spurious free dynamic range (SFDR), which is required for communication systems such as mobile phone base stations. The succeeding stages use 5 bits and 4–6 bits in the last stage. The different track-and-hold stages run on different clocks to allow the optimum usage of the sample period.
For a nominal resolution of 14 bits the ENOB ranges from 11.3 to 11.8 bits. Sample rates between 150 and 400 Ms/s are available with power consumptions ranging from 400 mW at 80 Ms/s to 2 W for 400 Ms/s. The SFDR ranges from 80 to 95 dB. Special low-swing digital output stages (LVDS) are applied to suppress digital noise. For a more elaborate comparison see Sect. 12.2.
Example 8.7.
In a 10-bit 1-V subrange ADC the buffers between the 7-bit coarse and the 3-bit fine converter have 3 and − 2 mV offsets. Sketch the resulting INL in case the buffers are switched directly or in a “monkey” way. What is in both cases the largest DNL?
Solution. Figure 8.50 shows a part of the transfer curve in case the low-side buffer has a positive offset and the high-side buffer a negative offset. A plateau appears in the overall transfer curve with a DNL error corresponding to the offsets divided by V LSB. If the offset appear the other way around, the transfer will look like Fig. 8.51. In this example two codes will be missing.
Figure 8.52 shows the effect of the monkey-switching scheme. The maximum deviation of the INL has not changed, as it is determined by the offsets, but the local deviations at the ends of the fine range have largely disappeared. The remaining transfer curve consists of 8 codes that are together | V off, A | + | V off, B | too large, followed by 8 codes that are the same amount too small. The DNL error per code is 5 mV/8; related to a 10-bit LSB this would result in DNL = 0.6 LSB.
8.4 1-Bit Pipeline Analog-to-Digital Converters
Subranging avoids the exponential hardware and power increase of flash conversion. Using more bits per subrange stage reduces the number of stages needed and the associated track-and-holds. If the first stage is implemented with M 1 = 3–5 bits, the intermediate gain can be \({2}^{{M}_{1}}\), thereby reducing the influence of errors in the succeeding stages. When a design is pushed to the limits of the technology, the maximum unity-gain bandwidth is determined by the available power. More intermediate gain will then correspond to slower settling. Reducing the subrange to the extreme results in subranges of one single bit. Therefore a popular variant of the subrange analog-to-digital converter in CMOS technology is the “pipeline” converter (Fig. 8.53) [192, 196]. This converter consists of a pipeline of N more-or-less identical 1-bit stages. For each bit of resolution there is one stage. Each stage comprises a track-and-hold, a comparator connected to a 1-bit digital-to-analog converter, a subtraction mechanism, and a multiplication circuit.
The important advantages are fast settling due to a low interstage gain (2 or less) and a 1-bit digital-to-analog converter. With only two output values, this digital-to-analog converter is by definition perfectly linear.
The operation of the pipeline converter can be viewed from different angles. A pipeline converter can be seen as the extreme form of subranging with 1 bit per subrange.
From another point of view, the track-and-hold circuit stores the intermediate value of the signal. A comparator determines whether the input is higher or lower than the reference. The comparator decision leads to a subtraction or addition of the reference value. The result is multiplied with a factor 2 and passed to the next stage. For the ith stage,
where D i = 0, 1 is the decision bit. This is essentially the kernel of the successive approximation algorithm from Fig. 8.70. The pipeline converter can therefore also be understood as a successive approximation converter, where every separate approximation step is implemented in dedicated hardware.
The transfer function of the input to the output of a single stage is shown in Fig. 8.54. For a stage at the input the transfer can be seen as a continuous function represented by a pair of straight lines. On the right-hand side the discrete steps in low-resolution stage are visible.
The choice to operate the sections at 1-bit resolution has a number of consequences. The analog-to-digital coarse converter becomes a comparator and similar to the subrange converter its inaccuracy can be overcome with redundancy as will be shown later. The digital-to-analog converter reduces in this scheme to a single-bit converter deciding between a positive and a negative level. Two levels are by definition perfectly linear, solving an important distortion problem in the digital-to-analog converter.
The pipeline stages are separated by multiply-by-two track-and-hold stages. The factor two in the stage gain implies that the output range of a section (2V in − V ref) equals the input range. Errors in the second stage will affect the input by half of their magnitude. For the third stage the errors are reduced by 4. Random errors, such as mismatch and noise (see Sect. 4.4), reduce in a root-mean-square sense. The random errors of the second stage and next stages add up as
The limited resolution reduction per stage and the low amplification per stage make that the effect of errors of many stages remains traceable at the input. Preferably a designer would like to reduce the size of the capacitor for the second-stage track-and-hold and to minimize the associated currents. However, the impact of the second stage noise does not allow drastic reductions. In many designs a similar size capacitor is used for the first three stages. For the successive stages the requirements on the gain and accuracy drop by a factor two per stage. “Stage scaling” implies reduction of the currents in these stages resulting in power-efficient designs [197].
With a conversion of 1 bit per stage, N stages are needed and N samples are simultaneously present in the converter. Additional time is needed for the digital reconstruction and error correction. Therefore the time between the first sampling of the signal and the moment the full digital value is on the output is rather long (N + 3 clock periods). The resulting delay, called latency, will impair the system performance if this converter is part of a feedback loop.
8.4.1 Error Sources in Pipeline Converters
Two important errors in this architecture are gain errors and comparator offset (Fig. 8.55). At the moment the transfer curve exceeds V ref either on the positive side or on the negative side, the signal goes out of the input range of the succeeding stage. If, on the other hand, the transfer curve does not reach the reference values, not all of the digital codes will be used. Both types of errors result in loss of decision levels or missing codes in the transfer characteristic. The comparator offset must remain under 0.5 LSB to guarantee a correct transfer curve. With some offset compensation, this value can be reached for 10–12-bit accuracies. The comparator offset problem is effectively solved in 1.5-bit pipeline converters.
The multiply-by-two operation in a pipeline converter is implemented by sampling the signal on two equal capacitors; see Fig. 8.56. In the multiply phase all charge is transferred to C 2:
If C 1 = C 2 this operation results in an exact multiplication by two. A gain error is the result of insufficient opamp gain, capacitor mismatch, or switch charge injection; see Sect. 4.3.2. The error affects the transfer of the residue signal and must remain within a fraction (0.1–0.2) of an LSB. The opamp DC error after settling is given by feedback theory and must be smaller than the overall required accuracy:
with resolution N and the feedback ratio is assumed to be equal to 2. For stages further on in the pipeline the demands are less critical. The stage number i = 1, 2, …, N illustrates the option for stage scaling. The amplification of the first stage is the highest. The amplification requirement holds for the entire output range, so any saturation effects in the output range will cause loss of accuracy. Alternative ways to reduce the gain are based on reduction of the output swing in Fig. 4.24 [102] and multiple gain steps [198].
Errors in the capacitor ratio can be the result of technological problems or deviations caused by the layout environment. A deviation in gain creates either missing range on the analog side or missing codes on the digital side. The overall DC accuracy requirement is translated in a minimum mismatch error for the capacitor ratio of
The limited settling speed of the operational amplifiers determines the speed of the pipeline converter. Limited settling will cause errors comparable to static gain errors. The time constant corresponding to the unity-gain bandwidth of the operational amplifier \({\tau }_{\mathrm{UGBW}} = 1/2\pi {f}_{\mathrm{UGBW}}\) and the available time T settle = αT s define the settling error:
α < 0. 5 is the fraction of the clock period T s that is allocated to the settling process. If the converter is operated in a simple mode where the comparator is active in one clock phase and the settling takes place in the other clock phase, α must be set according to the minimum duty cycle of the clock. The UGBW of the operational amplifier will have to be high requiring a lot of power. If a more complex timing circuit is used, the settling time for the operational amplifier and the time needed for the comparator can be better controlled allowing more time for the settling and saving of some power.
The above-mentioned error sources must not exceed a total of 0. 5V LSB. The balance between the error sources depends on the required specifications and available technology: high accuracy requires high gain and low mismatch. High speed requires simple transconductance stages. A first estimate of the error allocation over the stages of the converter is according to the relative weight: 1/2, 1/4, 1/8, etc.
Next to minimizing the capacitor mismatch in a technological manner, several schemes try to mitigate this error in an algorithmic way. Li [199] proposed the ratio-independent technique. A signal is sampled in a capacitor and in a second cycle stored in an intermediate capacitor. In a third cycle, the first capacitor takes another sample, and in a fourth cycle the first sample is retrieved and added to the second sample.
Song [100] presented a scheme where the multiply-by-two is executed in two phases: in the first phase the capacitors are arranged as shown in Fig. 8.56 and, in the second phase C 1 and C 2 are interchanged. The results of both are averaged yielding a reduced effect of the capacitor mismatch. Unfortunately these schemes cost hardware and several clock cycles.
8.4.2 Reduced Radix Converters with Digital Calibration
In order to circumvent the accuracy problems Karanicolas [200] proposed to use a gain factor which is deliberately smaller than 2. The gain factor is chosen to avoid range excess either by offset or gain errors; see Fig. 8.57. With less than 1-bit resolution per stage, more stages M are needed than the resolution N. This is in fact a conversion with a radix or base less than 2.
In order to reconstruct the input from a given output value the following equations are used:
The reconstruction requires that the intersection points with the vertical axis V A and V B are known. During the digital calibration cycle the values of V A and V B are measured as digital codes with the help of the calibrated part of the converter itself. In calibration mode the input of section i is grounded and the digital-to-analog converter is set to + V ref. The output will be equal to the value V A . Similarly V B is obtained with the digital-to-analog converter set to − V ref. The digital values of the intersection points correspond to a fraction of the reference voltage. Calibrating stage i requires that stages i + 1, …, M have been measured before.
Figure 8.58 gives an example of the calibration. Before the pipeline converter is used, the calibration cycle has to determine the digital values for V A and V B . In this example the last converter stage is a 4-bit full-flash converter and V A and V B are measured as digital values of 14 and 2. In fact these two codes correspond to one and the same input voltage (in this example V in = 0). Therefore the conversion curves corresponding to DAC = 0 and DAC = 1 can be aligned on these points. The resulting converter is close to a 5-bit range with 29 codes.
The local reference and the quality of the first subtraction or addition must still achieve the accuracy level of the converter. The reconstruction of signal samples is now a simple addition of the digital codes weighted with the decision of the comparator in each section. This calibration relaxes the accuracy requirements on the overall gain. Also comparator offset is not critical, as long as V A and V B stay within the reference range.
8.5 1.5 Bit Pipeline Analog-to-Digital Converter
The straight-forward pipeline converter of Fig. 8.53 requires full and accurate settling in all stages. Digital correction is possible when the gain factor is reduced.
The 1.5-bit pipeline converter allows a more extensive error correction as in each stage two comparators are used; see Fig. 8.59. The trip levels of these comparators are typically located at 3/8 and 5/8 of a single-sided reference or at ± 1/4 of a differential reference; see Fig. 8.60 [98, 201, 202, 203, 204, 205]. These decision levels split the range in three more or less equivalent pieces, thereby optimally using the dynamic range of the circuit. In case of a double positive decision of both comparators the digital-to-analog converter will set the switches to subtract a reference value. In case of two negative decisions the digital-to-analog converter will add a reference value and in case of a positive and a negative decision, the signal will be passed on to the amplifier. Every stage therefore is said to generate 1.5 bits:
The digital-to-analog converter uses three levels. In a fully differential design these levels can be made without loss of accuracy: zero, plus, and minus the reference voltage. The last two levels are generated by straight-forward passing the reference voltage or twisting the connections.
The typical transfer curve from Fig. 8.60 shows that negative signals are shifted upwards and positive signals are shifted downwards in the plot with respect to the values around zero.
The section consisting of the subtraction of the reference and the multiplication is called a multiplying digital-to-analog converter (MDAC).
8.5.1 Design of an MDAC Stage
Like in most CMOS analog-to-digital principles also 1.5-bit pipeline converters need good capacitors, high-performance operational amplifiers, and low-leakage CMOS switches to implement high-quality track-and-hold stages and to create a pipeline of N stages. The first choice that has to be made is the signal swing. Operating the converter in differential mode is preferred as it doubles the amplitude with respect to a single-sided approach. Moreover it minimizes even order distortion, power supply, and substrate noise influence. However, analog-to-digital converters that take their input directly from external sources will normally see a single-sided signal. Also many RF and filter circuits before a converter are designed single-sided to allow optimum and/or minimum use of components. In both cases it is desirable to have an as large as possible input signal swing.
A popular implementation is shown in Fig. 8.61(left). This MDAC configuration allows a large-signal swing without any repercussion for the input of the operational amplifier. Its inputs remain at virtual ground level thereby avoiding common-mode problems (such as in telescopic amplifiers; see Sect. 2.7.10). During the track phase in Fig. 8.61(left), the switch S 3 puts the operational amplifier in unity-gain feedback. The capacitors C 1 and C 2 are connected in parallel to the input signal. When the transition to the hold-phase occurs, switch S 1 creates via C 2 the feedback path for the amplifier. S 2 switches capacitor C 1 to one of three reference voltages, depending on the result of the two comparators. The original charge corresponding to the input signal on C 1 is transferred to C 2. In addition a charge packet corresponding to the chosen reference voltage is moved into C 1 and out of C 2. The overall transfer of this circuit is
Both signal and reference are multiplied by two. This principle has a lot of similarity with algorithmic analog-to-digital converters; see Sect. 8.6.2.
The required capacitor accuracy is given by Eq. 8.29. Plate or fringe capacitors normally allow to reach 12–14-bit capacitor matching. Moreover, the size of the capacitors is in this range more determined by the noise requirements. High-resolution converters require the track-and-hold capacitor to fulfill the kT ∕ C noise limit. The input-referred noise of the opamp must be added and during the switching another kT ∕ C addition occurs. Depending on the required specifications and the design of the opamp a design guideline is to use an excess factor of E noise ≈ 3:
where V pp represents the peak–peak value of the input signal.
The capacitor choice is a determining factor in the design. The total noise accumulates as in Eq. 8.26 and Fig. 4.21. However, the capacitor value also determines the current setting of the buffer and thereby most of the analog-to-digital converters power.
When all stages resolve 1.5 bits, the contribution of the second and third stages is still significant. Often the same capacitor value for these stages is used and scaling is applied after the third stage. Lower capacitive load means lower currents, and power saving is obvious [197]. The alternative is to use more levels in the first stage, e.g., 6 [206] or 7 [99].
Figure 8.62 shows the layout of a 10-bit pipeline converter. Most of the area is used by the capacitors.
With a large swing of the input signal (2 Vpp) the capacitors can remain relatively small, causing less problems with area, power, etc. The input switches can either be complementary or bootstrapped (see Sect. 4.3.4) and are of minimum length. A potential issue is formed by the bond pad that is connected to the input terminals. Its protection measures must be examined as too much parasitic capacitance will affect the performance. Special RF bond pads are an alternative.
The amplification stage has to fulfill similar demands as in the 1-bit pipeline converter. The topology of the opamp depends on the specifications. Low accuracy and high speed will push toward simple transconductance stages, while high accuracy may involve (folded) cascode amplifiers. The DC gain is set by the overall resolution in Eq. 8.28 and the settling in Eq. 8.30. The implementation of the opamp starts with the current. The current must be able to generate sufficient transconductance to reach the UGBW of Eq. 8.30. Moreover the slew-rate requirements must be met:
where the load capacitance C load includes the feedback and parasitic capacitances as well as the input capacitance of the next stage. A safe measure for the voltage slope is V max, swing ∕ τUGBW. The first stage is most demanding, and the next stages can be designed with relaxed specifications, following the stage-scaling principle.
In this example of Fig. 8.61(left) switch S 3 sets the opamp in unity-gain mode in order to create a virtual ground during track mode. The consequence of this choice is that the opamp and the switches operate as described for auto-zeroing comparators in Sect. 8.1.7 with an increased noise level due to the sampling of the input-referred noise of the opamp. The switch S 3 can be moved to a position where it shorts the input terminals of the amplifier Fig. 8.61(right); see, e.g., [206]. The real ground node for the sampling process removes the input-referred opamp noise. This configuration trades off the offset cancellation of the scheme in Fig. 8.61(left) for reduced noise performance in Fig. 8.61(right).
Example 8.8.
Determine the parameters for the first section of a pipeline stage for 8-bit resolution at 100 Ms/s and 12-bit resolution at 20 Ms/s, with a 1 V input range.
Solution. Table 8.4 lists the main parameters. Of course fine-tuning with a simulation is needed to incorporate the parasitic effects.
8.5.2 Redundancy
Figure 8.63 shows the redundancy mechanism of a 1.5-bit scheme. The upper curve shows seven stages and the voltage levels in between. An input voltage equal to V in = 0. 6V ref clearly exceeds the upper comparator threshold at 0. 25V ref. Therefore the first coefficient is determined to be \({a}_{N-1} = 1\). The residue is formed as \(2 \times {V }_{\mathrm{in}} - {V }_{\mathrm{ref}} = 0.2{V }_{\mathrm{ref}}\). This value generates in the second stage a \({a}_{N-1} = 0\) decision. In the following stages the rest of the conversion takes place. The result “77” equals \(77/128 = 0.602{V }_{\mathrm{ref}}\).
In the lower trace of Fig. 8.63 the comparator level of the third section is moved to 0. 45V ref. It is easy to see how the redundancy scheme corrects for this error. See also the remarks for the RSD converter in Fig. 8.79. The redundancy eliminates the need for accurate comparators but leaves full accuracy requirements on the switched-capacitor processing stages.
Figure 8.64 shows the layout of a 16-bit pipeline converter.
8.5.3 Pipeline Variants
Judging from the number of published papers, the pipeline converter is the most popular analog-to-digital converter. Most effort is spent on converters in the range of 10–14 bits of resolution and 50–500 Ms/s sampling rates. These high-performance converters aim at the same markets as high-end subranging converters. Similar to the high-performance subranging converters the main problems are found in the design of the first track-and-hold circuit, constant switch resistance, the settling behavior of the opamp, and parasitics. In order to avoid too many stages contributing to the noise and distortion budget, most of these converters use input stages with 2.5–4-bit resolution (Fig. 8.65) [207, 208, 209]. The analysis in [202] indicates that this is an optimum range.
A radical variant is proposed in Fig. 8.66 [210]. The input quantizer is a 6-bit successive approximation analog-to-digital converter that reduces the input range significantly. The linearity requirements of the summation and multiply operation are easier met at the cost of the loss of timing for the successive approximation operation. Compare [211].
Power efficiency is a driving force in 1.5-bit pipeline converters. One possibility to improve power efficiency is found in a better use of the hardware. A feature of the configuration in Fig. 8.61(right) is the fact that during sampling the opamp is redundant. Opamp sharing is a technique that effectively uses the opamp redundancy in the scheme of Fig. 8.67. The opamp now serves two sections of the pipeline converter and reduces the required number of opamps by a factor two [201, 212]. During the sampling the input capacitor C 1 and the feedback capacitor C 2 do not need the opamp as long as a separate ground switch S 3 is present. The opamp can be used for the second stage, where the subtraction and multiplication by a factor two takes place. The odd and even sections now run half a sample phase delayed and one opamp can serve two sections. The opamp can show a “memory effect” due to signal charges stored in the internal capacitors. This interference between one sample and the next is undesired. A fraction of the clock period or special switching schemes are used to avoid coupling between the samples.
The pipeline converter uses digital calibration techniques to overcome analog imperfections. Many authors propose to extend these calibration techniques to eliminate the energy consuming opamps. Mehr and Singer [213] propose to remove the dedicated front-end track-and-hold function. The pipeline stage as in Fig. 8.61 samples directly the time continuous input and performs the first processing. The timing mismatch between this stage and the first set of comparators must be solved.
Replacing the opamps with less performing building blocks or allowing incomplete settling [204, 205] requires more extensive calibration. Sensitivity to changing environmental conditions (power supply, bias, temperature) is unclear.
A radical idea to avoid the opamp in the processing of a pipeline converter is proposed in [214, 215]. A comparator switches on and off two current sources in Fig. 8.68. I 1 is used for fast charging; however, some overshoot must be expected due to the delay between the crossing of the levels at the input of the comparator and the current switching. A second current source I 2 discharges at a slower rate and reaches the required output level.
Power efficiency is crucial for the application of converters in large system chips. Next to optimizing the power consumption of the individual blocks and techniques such as opamp sharing, also converters are published with adjustable power and performance specifications; see Fig. 8.69 [206]. Another approach to calibrate the errors in a fast pipeline converter is in combination with a slow high-precision analog-to-digital converter. Synchronization of both converters is achieved by a track-and-hold circuit or post-processing [216].
8.6 Successive Approximation Converters
Where a full-flash converter needs a single clock edge and a linear converter 2N clock cycles for a linear approximation of the signal, the successive approximation converter (SAR stands for successive approximation register) will convert the signal in N cycles. Figure 8.70 shows an abstract flow diagram of a successive approximation algorithm. The output bits a N − 1 to a 0 are set to 0. In the first cycle the coefficient corresponding to the highest power a N − 1 is set to 1 and the digital word is converted to a value V DAC. The input level is compared to this value and depending on the result the bit a N − 1 is kept or set back to 0. This cycle is repeated for all required bits.
Figure 8.71 shows a circuit implementation. After the signal is stored in the sample-and-hold circuit the conversion cycle starts. In the register the MSB is set to 1 and the remaining bits to 0. The digital-to-analog converter will generate a value representing half of the reference voltage. Now the comparator determines whether the held signal value is over or under the output value of the digital-to-analog converter and keeps or resets the MSB. In the same fashion the next bits in the output register are determined. The internal clock runs much faster than the sample clock, for every sample a sample-and-hold cycle and N clock cycles are needed. In this scheme the digital-to-analog output value approximates the input value. Another implementation reduces the input value by subsequent subtraction.
The approximation algorithm in Figs. 8.71 and 8.72(left) requires that the comparator operates over the entire input range to full specification. The reverse and complementary forms Fig. 8.72(middle and left) either decrease the signal value to a zero level or complement to reach the full reference. The comparator has a much easier task. As can be seen from the example, the processed signal can reach beyond the reference range. In low-power supply circuits this may lead to leakage through forward-biased pn-junctions.
Offsets in the sample-and-hold circuit or the comparator will generate a shift of the conversion range, but this shift is identical for every code. This principle allows sample rates of tens of megahertz. The demands on the various constituent parts of this converter are limited. Main problem is a good sample-and-hold circuit that needs a good distortion specification for relatively low sample periods. Next to the sample-and-hold, the digital-to-analog converter determines the overall linearity and will take up most of the area. The conversion speed is determined by the settling of the digital-to-analog converter. Especially in larger structures with a lot of elements this settling time constant τDAC can be rather long. For reaching half-an-LSB accuracy in an N-bit converter the settling time requirement is
For many applications that do not need the maximum conversion speed that is possible in a technology, successive approximation is a safe and robust conversion principle. In applications with a built-in sample-and-hold function (e.g., a sensor output) the combination with a successive approximation converter is appropriate. In combination with a microcontroller, the register function and the timing can be controlled with software. However, special attention must be paid to processor interrupts that can easily disturb the conversion process.
8.6.1 Charge-Redistribution Conversion
One of the early fully integrated CMOS successive approximation analog-to-digital converters is known as “charge-redistribution” converters [217, 218]. The principle is shown in Fig. 8.73 and utilizes optimally the properties of CMOS technology: good switches and capacitors. In the sampling phase the input signal is stored on a capacitor bank with a total capacitance value of 16C. “C” is the unit capacitor and is laid-out in a standardized manner. In the second phase the ground plates of the capacitors are switched one after the other from ground to the reference voltage. If the MSB switch is toggled the top-plate voltage changes from ground to
Depending on the original value of the input voltage, the comparator will decide to keep the MSB switch in this position or return to ground. Every bit is subsequently tested. In this implementation the result is a digital code and an output voltage of the digital-to-analog converter that approximates the original input signal.
In another implementation the sampling is performed on the upper plates of the capacitors and the algorithm will converge to the digital code that complements the input voltage to full scale.
Figure 8.74 shows a second example of a successive approximation analog-to-digital converter in standard CMOS technology. The digital-to-analog converter is implemented as a bridged capacitor array; see Fig. 7.25. An important difference is that the summation node is not a virtual ground node as it is in the digital-to-analog converter. The voltage swing on the input node of the comparator depends on a correct charge sharing between the capacitors connected. The bridging capacitor and the left hand in series capacitors must sum up to a unit capacitor, so
where k is the resolution of the left-hand side array. From this equation the bridge capacitor is found as
The bridging capacitor can be rounded to unity if k is large [219], thereby avoiding the need for a fraction of a capacitor with various mismatching issues.
The conversion cycle starts after the sample is loaded on the capacitors through switch S SH . In this example this action also resets the structure; however, also a separate reset clock cycle and switches can be used. The reference voltages are chosen with equal but opposite voltages with respect to the signal ground level. The purpose of this successive approximation is to make the signal on the input of the comparator equal to the ground level. To achieve that goal in this implementation the MSB-switch in the sampling phase is connected to the plus reference, while the other switches are connected to the negative reference. After the sampling the MSB can be tested and then sequentially all other bits.
These successive approximation converters use a limited amount of hardware and good energy efficiencies have been reported [219, 220, 221].
Successive approximation converters can be easily equipped with forms of redundancy. In a successive approximation with a base of 2, the first decision is the final decision on the MSB. It is necessary to let the signal from the track-and-hold stage settle till sufficient accuracy is reached before the decision is taken; see Fig. 8.75. In [222] the base for the digital calculation is not 2 but, e.g., α = 1. 85. After the MSB decision, the range for the remaining search is not the half of the original range but a fraction 1 ∕ α. This decision range for a “0” (see the right side of Fig. 8.75) extends over the “1” decision level and therefore allows an intermediate range where the initial decision can be corrected. Of course some more clock cycles are needed for this redundancy; however, as the signal needs far less settling time the frequency can be a factor 2–3 higher. This type of search is also called: “non-binary” search (compare Sect. 8.4.2). An extension to this nonbinary work is, e.g., found in [ 223].
8.6.2 Algorithmic Converters
In the previous examples of successive approximation converters the searching process is implemented by comparing the input value to a set of values from the digital-to-analog converter. Next to the design of the sample-and-hold, the accuracy and the area are determined by the digital-to-analog converter. Algorithmic or “cyclic” analog-to-digital converters keep the reference value constant and avoid a large digital-to-analog structure. By capacitive manipulation the signal is modified [196, 224].
A flow diagram of a basic algorithm is shown in Fig. 8.76. The value V x is set to the input value and compared to half of the reference. If V x exceeds half of the reference, this value is subtracted. The remainder is multiplied by 2 and treated as the new input value of the process. This multiplication is an advantage over the elementary successive approximation algorithm. Now errors in the smaller bits count less. Obviously the result of N executions of this flow diagram is
If the remainder V x is set to zero (ideally it should be less than an LSB), V in will equal a binary-weighted fraction of the reference voltage. The critical factors in this algorithmic converter are the offsets and the accuracy of the multiplication by 2. The total multiplication error must remain within one LSB. If the amplification equals (2 + ε) the difference between the value at the MSB transition and the (MSB-1LSB) transition (the DNL at that code) equals
The error in the multiplication factor is itself multiplied by the term 2N − 1. In order to keep the DNL sufficiently low, ε < 2 − N.
Figure 8.77 shows a basic circuit topology of the converter. After the sample-and-hold circuit has acquired a sample and all capacitors have been discharged, the signal is multiplied by two and compared with the reference voltage to generate the MSB bit. Based on this bit zero or the reference voltage is subtracted from the signal. This remainder signal is fed back to the sample and hold for the next run.
Offsets are critical. The comparator offset must remain under an LSB. In switched-capacitor technique the offsets at the inputs of opamps and comparators can be removed. The remaining problem is the required accuracy of the multiplication by 2. The minimum capacitor value is mostly determined by the accumulated noise. And the minimum gain of the operational amplifiers is given as in Eq. 8.28. The implicit mismatch of the capacitor structure may jeopardize accuracy. However, a careful layout, where the capacitor “2C” is built from two parallel capacitors “C” and properly surrounded by dummy structures, will reduce this error source to the 10–12-bit level. The injection of charge by the switches is especially an issue in older technologies. The channel charge in the relatively large switch transistors varies with the signal and will affect the overall gain; see Eq. 4.5. Differential operation or special switching sequences help to reduce this effect [ 199].
Several accuracy issues can be removed if some redundancy is built in. The flow diagram in Fig. 8.78 shows that instead of a single decision now the signal is compared to values bV ref and − bV ref, with b ≈ 0. 25. The redundancy is due to the three values that each coefficient can take: \({a}_{i} = (-1,0,+1)\). In simple terms, the algorithm assigns only a + 1 or − 1 value to a coefficient if the signal is unambiguously positive, respectively, negative. In case of doubt, the signal is left unaltered. In Fig. 8.79 the algorithm converts a signal V in = 0. 6V ref. The first decision is therefore \({a}_{n-1} = +1\), and the remainder is formed as \((2 \times 0.6 - 1){V }_{\mathrm{ref}} = 0.2{V }_{\mathrm{ref}}\). This new residue value leads to a \({a}_{n-2} = 0\) decision and the next remainder is simply 2 ×0. 2V ref. The process repeats until after seven cycles a value of 77 is found: \(77/128 = 0.602.\)
In the lower part of the figure, the upper comparator level is reduced to 0. 15V ref, e.g., due to offset. Still the algorithm converges to the same overall result. The RSD algorithmFootnote 8 creates in this way robustness for comparator inaccuracies. Figure 8.80 shows an implementation of the RSD principle [225]. During the first phase of the cycle the residue is stored in capacitors C 7A , C 8A . The result of the comparison results in a value for a i . In the second phase of the cycle, the signal is multiplied by two by means of the cross-coupling of the differential signals on C 1, C 2. This trick allows that C 1, C 2, C 5, C 6 are all equal. Gain errors due to capacitive mismatches are reduced by interchanging the pair C 1, C 2 with C 5, C 6 for every odd-even cycle. The new values for V R are stored on C 7B , C 8B which take the place of C 7A , C 8A in the next cycle. The typical performance of algorithmic converters is in the 12-bit range at relatively low-power consumption. Applications are found in sensors, e.g., [226].
Example 8.9.
Compare the 1-bit pipeline converter and the successive approximation converter.
Solution. Both converters use a logarithmic approximation of the signal: first the MSB is decided, and based on the outcome a residue is evaluated. Both principles use a track-and-hold circuit to store the signal. Most bandwidth related specifications will therefore be comparable.
Where the standard successive approximation converter is executing the algorithm in time, the pipeline converter uses additional hardware stages. The pipeline converter can reach a high throughput, because the intermediate results are shifted from one hardware section to the next. The successive approximation converter can achieve a similar throughput rate, when N parallel converters are used.
Mismatch affecting comparators is reduced in the pipeline converter by going to reduced base or 1.5-bit schemes with calibration. In a multiplexed successive approximation converter also a calibration is required, which is mostly done at a architecture level.
A major difference between both converters is that in all forms of pipeline conversion, an amplification stage is used to suppress the errors and noise from the lower bit stages. This feature is missing in successive approximation implementations. The amplification stage is the most power hungry part in a pipeline converter, but it allows to achieve a higher signal-to-noise ratio.
8.7 Linear Approximation Converters
Full-flash converters and successive approximation converters will yield at every clock cycle a result. In the case of a full-flash conversion that will be after a latency of 1 or 2 clock periods, and for multistage conversion that delay may last some N + 3 clock periods. Linear approximation methods and converters need for their operation a operating clock frequency that is at least 2N times higher in frequency than the sample pulse.
Figure 8.81 shows a simple implementation of a counting analog-to-digital converter or a “digital-ramp” converter. After a start pulse an input sample is taken and the counter is reset. The counter will start incrementing the code that is applied to the digital-to-analog converter. If the level of the input sample is reached, the register will copy the counter value and deliver this value as the conversion result to the succeeding logic. An example of a linear converter with clock subdivision is [228].
These converters are often applied in image sensors. The pixel array of an image sensor is read out via its columns. A row of column analog-to-digital converters is used to process all pixels on one line. The simple structure of a counting converter fits well to the narrow pitch of less than 10 μm, the relatively slow-speed requirement, but high accuracy of 10–11 bits. In [227] the counting idea is implemented in a phase with increments of 2n V LSB, followed by a phase with V LSB steps, thereby reducing the long conversion time; see the thin line in Fig. 8.81(right). similarities to algorithm converters certainly exist (compare Sect. 8.6.2).
The counting converter can be turned into a tracking analog-to-digital converter [229] by changing the counter in an up-down counter and connecting the comparator output to the up-down switch (Fig. 8.82). The system will operate in a way that the counter and digital-to-analog converter output will follow the input signal. The speed is limited to the speed of the counter clock. The accuracy is determined by the digital-to-analog converter. Yet with simple means a reasonable analog-to-digital converter can be built, e.g., for microprocessor interfacing of slow signals. The same type of feedback loop can also be used in other domains, e.g., mechanical tracking systems. Some offset correction systems, e.g., [230], also show similarity with a tracking analog-to-digital converter.
A “dual-slope” converter is suited for slowly varying input signals. In Fig. 8.83 an integrator circuit integrates the input signal during the fixed sample period. During a second time frame a reference current discharges the integrator, while a counter measures the number of clock periods. The maximum number of clock cycles is around 2 ×2N. The input integration has a transfer characteristic comparable to a sample and hold circuit:
The low-pass characteristic of this operation makes that this principle is tolerant to RF noise and interference.
A dual-slope converter is an example of a zero-point detecting method or zero-crossing method. The converter determines the value of the unknown signal by subtracting an equivalent signal from the digital-to-analog converter until the zero starting level is reached. The advantage of zero-crossing methods is that the system needs to be linear only around the zero level. Voltage dependency of the integration elements (nonlinear capacitor) in Fig. 8.83 will not impair the conversion accuracy. Moreover an offset in the comparator or integrator is implicitly canceled by the operation as long as the offset in the crossing of the rising edge is still present when the signal returns to zero at the end of the cycle. Hysteresis around the zero crossing cannot be tolerated.
Dual-slope converters find their application especially in the harsh industrial environments and multimeters.
Example 8.10.
Compare at flash converters, successive approximation converters, and dual-slope converters with respect to DNL, INL, and absolute accuracy in case of comparator threshold mismatch.
Solution.
8.8 Time-Interleaving Time-Discrete Circuits
All converter types except for the full-flash converter need several intermediate timing cycles to convert a signal. This reduces the overall throughput speed. Demultiplexing or time-interleaving the signal over several identical structures allows to match the limited speed of the basic structure to the high-speed requirements. Time-interleaving can also help reduce the power consumption. Equivalent to the situation in digital circuits, demultiplexing will not reduce the number of steps to be taken; on the contrary the number of steps may increase. Power saving is possible because the steps can run at lower speed with lower (stand-by) currents and supply voltages. Figure 8.84 analyzes multiplexing of analog time-discrete circuits. A chain of analog-to-digital and digital-to-analog converters is included. The disadvantage of multiplexing is of course the unwanted output signal which consists of a fixed pattern noise, due to DC inequalities, and uncanceled folding products around multiples of the sample frequency of the individual structures. The problem in designing a chip with analog multiplexing is that a two-dimensional wiring pattern has its limitations in achieving a fully identical structure. For example, a one-layer metalization gives asymmetrical crossings. And the speed of signal propagation is roughly half of vacuum, so 1 ps corresponds to 150 μm. Unwanted components to the output signal are caused by random and systematic errors.
The systematic errors can be subdivided according to their origin:
-
Technological fixed errors are reduced if all multiplexed structures have the same orientation on chip: no mirrored or rotated placements; see Table 11.7. Although it is important to keep identical circuits close together (e.g., in order to avoid gradients), a trade-off is necessary with respect to the proximity effects of other structures. Many technological fixed errors cause either patterns at the multiplex frequencies or gain errors.
-
Electrical errors such as voltage-drop errors are reduced by star-connected signal, pulse, and power wiring; see Fig. 8.25. RC time constants should be matched in value, but preferably consist of identical components. Digital and analog power supplies are separated; however, the common substrate is difficult to avoid and precautions in the digital part have to be taken as well.
-
Timing errors affect in first order only the input sampling and the output restoration. The relative position of the pulses has to be accurate. Moreover, fast edges are important to avoid that the moment of sampling or holding becomes signal dependent.
In Sect. 7.7 several techniques are discussed to avoid additive errors. Here especially the multiplicative errors and timing errors are analyzed.
The error signal due to multiplexing of time-discrete structures can be analyzed by means of the spectrum of the output signal [231, 232]; see Fig. 8.85 for N = 2.
The time-continuous analog input signal X(f) is in this analysis sampled with a frequency f s and reconstructed to a signal Y (f) with a zero-order hold function with a hold time T s . The signal is multiplexed over N branches with N samplers in N multiplex phases, each running at \({f}_{sN} = {f}_{s}/N\) and spaced in time at kT s with \(k = 0\cdots (N - 1)\). At the end of the chain the N signals are combined after the sample-and-hold operation over a period T s .
The spectral contribution of a signal in multiplex line k to the spectrum of the output signal is identical to a sampling system running at frequency \({f}_{sN} = {f}_{s}/N = 1/N{T}_{s}\) and is written as (compare Eqs. 3.12 and 4.2)
with:
Y k (f) = the contribution of line k to the output signal Y (f)
r = index of spectrum repetition around f sN
A k = amplification of line k
X(f) = the spectrum of the input signal
T s = the period of the overall clock frequency
The formula is composed of the amplification A k , the sampled spectrum X(f), the multiplexing phase shift, and the sample-and-hold sin(πfT s ) ∕ πfT s function including the delay term. The analog input spectrum is repeated around multiples of the subsample frequency f sN , but each structure k has a phase shift with respect to structure (k − 1) corresponding to the time delay between the sampling moments T s .
Adding up the outputs of the N lines ideally only gives nonzero contributions for those values of r that are multiples of N. All other spectra around multiples r or f sN (except those which are multiples of f s itself) extinguish. The ideal total output of this sampled data system is therefore
m is the index of spectrum repetition around f s . The errors that cause uncanceled components in the output spectrum can be subdivided into four categories:
-
The first error is a DC offset between the N branches. This error leads to fixed frequency components at multiples of the branches:
$${E}_{\mathrm{off}}(t) = \sum\limits_{r=0}^{r=\infty }{V }_{\mathrm{ off},r}\sin (j2\pi r{f}_{sN}t).$$(8.45) -
A static time error Δt s in the input sampling of line k will result in
$$\left\vert \frac{{E}_{k,\Delta t}(j2\pi {f}_{r})} {AX(j2\pi {f}_{i})} \right\vert = \frac{2} {N}\sin (\pi {f}_{i}\Delta {t}_{s})\frac{\sin (\pi {f}_{r}{T}_{s})} {\pi {f}_{r}{T}_{s}}.$$(8.46) -
An amplification error ΔA k in line k leads to
$$\left\vert \frac{{E}_{k,\Delta A}(j2\pi {f}_{r})} {AX(j2\pi {f}_{i})} \right\vert = \frac{1} {N} \frac{\Delta {A}_{k}} {A} \frac{\sin (\pi {f}_{r}{T}_{s})} {\pi {f}_{r}{T}_{s}}.$$(8.47) -
A time error Δt SH in the sample-and-hold pulse in line k gives
$$\left\vert \frac{{E}_{k,\Delta SH}(j2\pi {f}_{r})} {AX(j2\pi {f}_{i})} \right\vert = \frac{2} {N}\sin (\pi {f}_{r}\Delta {t}_{SH})\frac{\sin (\pi {f}_{i}{T}_{s})} {\pi {f}_{r}{T}_{s}}.$$(8.48)
The errors are expressed as the amplitude ratio of a spurious output signal E k (j2πwf r ) at signal frequency, \({f}_{r} = {f}_{i} + r{f}_{sN}\), with respect to the amplified input signal at frequency f i . The three errors due to uncanceled folding components can easily be recognized: the timing errors have input-frequency dependent amplitudes, and the amplification and input timing errors are filtered by the sample/hold transfer function.
Figure 8.85 shows the error components in the case of N = 2. E off is the fixed error at f sN . At f s ∕ 2 ± f i two errors are indicated caused by time-interleave errors. The dotted and dashed lines E k (f) indicate the trajectory of each component. The timing-related errors extinguish if the input frequency is low, because a timing error will not lead to a change in input/output signal. Consequently a test with a proper choice of f i will allow to analyze the type of error in a practical multiplexed device.
An additional class of problems are frequency dependent deviations. Differences in bandwidths between signal processing sections that form a multiplexed structure, will also give rise to timing-dependent errors. Sections with differing bandwidths, will consequently show different group delays; see Eq. 2.157:
where the bandwidth of section i is specified as 1 ∕ 2πτ i . If the input consists of a sine wave Asin(ωt), the error signal between two sections i and j can be approximated by an additional term in one of the channels of the form:
The resulting error is proportional to the input frequency and bears similarity with the analysis of jitter; see Sect. 3.1.7. At a section bandwidth of approximately two times the sample rate and an input signal frequency of 1/3 of the sample rate, the difference in bandwidths in percent will translate in a similar difference in amplitude error.
Figure 8.86 shows a block diagram of a 64-channel multiplexed 2.6 Gs/s successive approximation converter [233]. The signal is first distributed over four track-and-holds. These circuits each drive the track-and-hold in the four section each containing 16 successive approximation converters. Figure 8.87 gives an impression: the main track-and-hold circuits are placed in the center in order to keep the wires to the four sections as balanced as possible. An overall performance of 48.5 dB in a 65-nm technology is achieved.
Next to interleaving successive approximation converters (see also [211]), also pipeline converters can be multiplexed interleaved and calibrated [234].
8.9 Implementation Examples
Based on a single comparator architecture of Sect. 8.1.8 a full-flash, a successive approximation, and a multistep pipeline converter are described.
8.9.1 Full-Flash Analog-to-Digital Converter
The comparator described in the previous section forms the basis for three types of converters: an 8-bit full-flash analog-to-digital converter, a 10-bit successive-approximation analog-to-digital converter, and a multistep analog-to-digital converter, which combines a 3-bit full flash with a 5-bit successive approximation in a multiplexed approach.
The full-flash analog-to-digital converter has been subdivided into eight sections of 32 comparators; each section uses local 5-bit Gray-coding for the LSBs. This scheme allows fast and efficient (2 MOS/comparator) decoding. The 32nd, 64th, etc., comparator in a 3-bit MSB analog-to-digital converter decides which section output will be passed to the data rails.
The ladder structure is identical to that described in Sect. 7.8.1: a two-ladder structure provides a good quality reference voltage. Due to the fact that the comparator uses a differential input pair, the input load and reference ladder load are limited to parasitic charges of the input switch. The reference supply current and the decoupling required in this design are both small. Care has been taken to avoid delay skew between the on-chip-generated clock scheme and the input signal; the generation of bias voltages for 255 comparators and the power distribution also require a careful design and layout.
The main characteristics of the analog-to-digital converter are summarized in Table 8.5.
Figure 8.88 shows the measured SINAD in dB; the ENOB has been plotted on the right axis. The converter achieves an ENOB of 7.5 bits at low-signal frequencies and 7.4 bits at 4.43 MHz and 20 Ms/s.
In order to the test substrate immunity, a 17.7 MHz 200 mVpp pulse wave was applied to the substrate of a 13.5 Ms/s running analog-to-digital converter digital-to-analog converter combination. The resulting 4.2 MHz (17.7–13.5) disturbance was 45 dB below the 4.4 MHz converted signal at the digital-to-analog converter output. The analog-to-digital converter in 1 μ CMOS technology was used on several prototype and production chips [235, 236, 237].
8.9.2 Successive-Approximation Analog-to-Digital Converter
Basically, the successive-approximation technique consists of comparing the unknown input voltage with a number of precise voltages generated by a digital-to-analog converter, by means of a single comparator (see Fig. 8.89). As the input voltage may not change during the comparisons, there has to be a sample and hold circuit in front of the actual analog-to-digital. The offset-compensated comparator described in the previous section has a built-in sample-and-hold stage and can therefore be used for comparison as well as for storage of the input signal. The SA analog-to-digital converter realized consists of one offset-compensated comparator, a 10-bit digital-to-analog converter, and some control logic for controlling the digital-to-analog converter and storing the intermediate results. The converter requires 11 clock cycles for complete conversion. Therefore, the actual sampling frequency is limited to about 1–2 Ms/s. Inherent to the architecture, the DNL of the analog-to-digital converter is good. A disadvantage of the converter is the relatively small-signal input range (or the risk of INL errors in the case of large signal swings) which is a consequence of using long-channel tail pairs at the input of the comparator to improve the common-mode rejection.
The successive-approximation analog-to-digital converter design is used in servo applications and microcontroller inputs. Specifications are given in Table 8.5.
8.9.3 Multistep Analog-to-Digital Converter
The multistep analog-to-digital converterFootnote 9 (Fig. 8.90) is an 8-bit converter based on a technique involving a combination of successive approximation, flash, and time-interleaving. The three most significant bits of the conversion are determined by means of a flash conversion; the remaining 5 bits are realized through successive approximation. Multiple time-interleaved signal paths have been used to increase the maximum sampling frequency.
The hardware of the analog-to-digital converter consists of an array of 56 comparators with a built-in sample and hold stage. The array is grouped in seven channels of eight comparators in a flash structure. The channels operate in a time-interleaved manner. The actual conversion takes place in seven clock cycles. First, the input signal is sampled by, and stored in, one channel of eight comparators (sample phase). A flash decision generates the three coarse bits and selects the comparator that stores the replica of the unknown input signal closest to a reference voltage. This comparator is used in a successive approximation loop to determine the remaining bits, while the other comparators are idle.
The input ranges of the eight comparators in that form the flash structure determine the signal input range of the analog-to-digital converter. Note that use of parallel signal paths can be successful only if the different channels match well. Offset, gain, and timing mismatches between multiple channels give rise to fixed patterns which manifest themselves as spurious harmonic distortion in the frequency domain. The effect of offset is minimized by the use of the previously described offset-compensated comparators. Gain mismatch is minimized by the use of a common resistor ladder digital-to-analog converter and timing mismatch by the use of a master clock which determines the sampling moments of all the channels. The production device is shown in Fig. 8.91.
This converter was produced as a stand-alone product TDA8792 and was the building block for many video integrated circuits.
8.9.4 Comparison
Table 8.5 shows the main specifications of the three analog-to-digital converters. Basic to all converters is the comparator of Fig. 8.22, in which signal speed and accuracy have been traded-off versus power. The decisive factor for the power comparison is the comparator current. In the successive approximation design this current is higher because this comparator has to handle a larger signal span. The lower kickback of the single comparator in the successive approximation analog-to-digital converter also makes it possible to increase the ladder impedance. All the converters have been extensively used in consumer ICs: digital video, picture-in-picture, instrumentation, etc. In 0.5 μm CMOS the 8-bit multistep runs at 50 Ms/s, while the 9-bit version achieves 8.2 ENOB.
Example 8.11.
In an IC process input pairs (as used in comparators, gain stages, etc.) suffer from σVin= 50 mV maximum uncorrelated errors, while resistors can be made with 0.1% accuracy. Which ADC architectures can be made advantageously in this process (give indication of the resolution).
Solution. If a signal range of approximately 1 V is assumed, a 5% error results. The main trade-offs are summarized in (Table 8.6):
8.10 Other Conversion Proposals
Many other principles exist to convert signals from the physical domain to bits. Not all of them are relevant for a larger community, yet some of them may be considered in specific circumstances.
8.10.1 Level-Crossing Analog-to-Digital Conversion
In the previous sections analog-to-digital converters were designed by sampling the signal and subsequently quantizing the signal to reference levels. In this process rounding errors occurred, which were labeled quantization errors. The sequence of sampling and quantizing can also be reversed. The level-crossing analog-to-digital converter in Fig. 8.92 [238, 239, 240] generates a new digital output code at each time moment an amplitude quantization level is passed. In its simplest form, this is a flash converter with unclocked comparators. With infinite time resolution this level-crossing algorithm will lead to a digital representation of the input signal with some harmonic distortion, depending on the density of the levels. There is no folding back of spectra and a rather high-quality signal representation be obtained. In a conventional digital system, it is impractical to process this pulse-width modulation signal and therefore a rounding to a time grid is needed. That step introduces rounding errors and quantization problems. Suppose that the rounding will be towards a time grid specified by a sample frequency f s with a time period T s . If the level crossing occurs ΔT s before a sample moment nT s , the amplitude error is
Assuming that the signal V in(t) = Asin(ωt) is so slow that only one level is passed during a time period T s , that the probability of the occurrence of a level crossing moment is uniformly distributed, and that the level crossing is independent of the signal derivative, the expectation value of the error is
The resulting signal-to-noise ratio between signal power and error power is
An increase in sample rate or a decrease in sample time of a factor two results in 6 dB of signal-to-noise ratio or the equivalent of 1 bit. When discussing oversampling in Sect. 9.1, the increase in sample frequency in a converter must be a factor of four higher to gain the same amount of signal-to-noise ratio. In a level-crossing device the time axis serves as the quantization axis and a frequency doubling doubles the accuracy. In the oversampled situation, the time axis only serves to spread out the quantization energy.
The requirement that the signal passes no more than one quantization level in one sample period makes this principle not suited for many application domains. A major implementation problem is that the delay between the actual level crossing and the resulting digital transition must be constant, which is not trivial as the delay of latches depends on the overdrive voltage (Sect. 8.1.4).
For low resolutions this principle converges towards asynchronous delta modulation (Sect. 9.8.2 [240]).
8.10.2 Feedback Asynchronous Conversion
Asynchronous converters constantly monitor the signal and create in a feedback path a best-fitting replica. Several low-resolution high-speed examples are reported [241, 242]. An example is shown in Fig. 8.93. The unclocked MSB comparator continuously monitors the signal. The MSB bit is fed into a simple digital-to-analog converter that supplies either a 1 ∕ 4V ref or 3 ∕ 4V ref. The second comparator uses this input reference to determine the MSB-1. If a signal passes through its range the converter will follow the digital code. A settling time of a few nanoseconds for 6 bits suffices.
Comparable to the level-crossing analog-to-digital converter the interfacing to the (clocked) digital world introduces quantization errors.
8.10.3 Mismatch Dominated Conversion
In this entire chapter mismatch is regarded as a severe problem for performing analog-to-digital conversion. Nevertheless it is certainly possible to use mismatch to the advantage [243]. The comparators in Fig. 8.94 are designed to have a large input-referred mismatch. The group comparators connected to V ref, 1 will span a voltage range of several tens of mV and follow a Gaussian distribution. In order to increase the range a second group of comparators is connected to V ref, 2 overlapping the first range. The total network will show a probability density function. A summation network (e.g., a Wallace tree structure) is used to count the number of flipped comparators. This number allows to estimate the input voltage via the probability density function. The Wallace tree is a very power hungry network and the input range is determined by the \({A}_{{V }_{\mathrm{T}}}\) coefficient.
8.10.4 Time-Related Conversion
In some systems, where a full analog-to-digital converter is not the optimum solution for area or power reasons, the conversion of a voltage to an intermediate quantity (such as a frequency) can be a solution. A voltage-controlled oscillator (VCO) is by principle a voltage-to-frequency converter. The frequency deviation is in first order proportional to the voltage deviation. Both domains, input and output, are time-continuous and amplitude continuous; see Fig. 8.95. However, a frequency is easily mapped on the digital domain by using a time window to count the number of frequency periods. The resolution is proportional to the time window and the sample rate is inversely proportional.
In some systems a time interval contains the required information or a time interval must be monitored. The class of time-to-digital converters is based on principles resembling the counting analog-to-digital converter. A high-frequency clock is counted during the interval of interest. In case this interval becomes too small, such a simple technique is not practical as the counting frequency is too high. Various structures as in Fig. 8.96 allow to subdivide the fast clock pulse and the resulting set of time-shifted pulses is used to clock the pulse P in at a resolution of, e.g., 1 ∕ 32 of the clock period. This method of quantization is often applied in phase-locked loops. The accuracy is limited to the jitter in this system. Power supply variations and substrate interference can also influence the quality. An accuracy in the range of 3–10 psrms is possible [244].
An elegant implementation is the starving pulse converter [245]. The pulse that has to be measured is entered into a ring of inverters. If the inverters show perfectly symmetrical rising and falling edges without delay, the pulse would travel indefinitely in the inverter ring. One inverter is deliberately modified. Its rising edge is slow, so at each pass the pulse will become a time fraction shorter. The original pulse width is measured by counting the number the pulse before the signal is extinguished; see Fig. 8.97.
8.10.5 Vernier/Nonius Principle
The need for higher resolution is not unique to the field of analog-to-digital conversion. In mechanics the Nonius or Vernier scale (after sixteenth- and seventeenth-century Spanish and French mathematicians) is widely used to determine accurately the subdivision in a primary scale. Figure 8.98(upper) shows a primary scale and a secondary scale (dashed). The secondary scale has a subdivision of 0–9 and spans 90% of the primary scale. The unknown distance offsets the zero point of the primary scale and the zero point of the secondary scale. The distance equals the entire number of primary scale units (1 in this example) plus that fraction which is denoted by the number in the secondary scale where the marks of the primary and secondary scale are in line (in this example 6). This principle can be used in electronic designs as is shown in Fig. 8.98(lower). The chains with elements E and E’ form the primary and secondary scales while the comparators determine the position where both scales are “in-line.” This principle can be used to convert a time period [246]. The elements are implemented as timing cells with slightly different delays. On terminals A and B the start and stop of the interval under measurement are applied. The same technique can also be used with elements E implemented as resistors forming a flash-like converter [247].
8.10.6 Floating-Point Converter
Most analog-to-digital converters operate on the assumption that over the entire range the same resolution is required. In some systems such as sensors and signals with a high crest factor, the required resolution varies with the amplitude of the signal; see Sect. 5.3.2. In computing, this sort of problems is addressed by means of floating-point arithmetic. Also in analog-to-digital conversion floating-point conversion is possible, although most system engineers prefer a fixed-point converter. Figure 8.99 shows an example of a floating point analog-to-digital converter. The actual analog-to-digital converter can use any architecture. The floating-point mechanism is around the converter and consists in its basic form of an analog pre-scaler like a variable gain amplifier and a digital post-scaler. A processing unit detects whether the signal is sufficiently large to use the analog-to-digital converter optimally. If the signal is too large or too small, the processing unit will adapt the input and output scaling. If both these units run with inverse amplifications, the transfer curve will show a resolution-amplitude ratio that remains within certain limits. The difficult point in this design is the accuracy of the pre-scaler. The output level with a gain of “2A” should be the exactly double of the gain “A.” Offsets and gain errors are limiting this concept. A more detailed analysis is found in, e.g., [248]. The application of this sort of converters is in sensor interfaces.
The floating-point analog-to-digital converter in Fig. 8.100 uses two parallel converters. The upper converter acts on the small signal levels while an attenuated version of input signal is applied to the lower converter. The advantage with respect to the VGA solution is that no time is lost when a range switch must occur. Moreover, the logic in the combiner can easily adjust for undesired gain and offset errors between both signal paths while making use of those signal levels that trigger both converters.
Similar to other multiplexed circuits, the timing of the sample pulses must be accurately controlled as well as the matching of the bandwidths for large and small signals. Matching the 1 ×buffer with the 1 ∕ A attenuator is a challenging task.
Exercises
8.1 In a 65 nm process, the input transistors of the comparators are designed with \(\mathrm{W}/\mathrm{L} = 5/0.1\) μm. The effective gate-drain capacitance is 0.2 fF/μm. Estimate the maximum ladder disturbance, if a 7-bit full-flash converter with a total ladder impedance of 1 kΩ is designed.
8.2 Deduce from Fig. 8.60 what is the maximum comparator offset that can be tolerated.
8.3 In a 6-bit full-flash 1 Gs/s analog-to-digital converter the wires of the clock lines must be kept as equal as possible. What is the maximum wireline difference that can be tolerated if the converter must operate at Nyquist frequency? Assume a propagation speed of 108 m/s.
8.4 Rank the following design parameters for achieving a high BER in order of importance: the gate width of the latch transistors, the length, the current, the gate oxide thickness, and the gate-drain overlap capacitance.
8.5 Repeat the example of Table 8.2 with 0.25 μm technology data and an input range of 2 V. What is surprising?
8.6 Design a decoder for a 5-bit flash converter based on a Wallace tree summation network.
8.7 Show that for a sinusoidal signal the digital output power of an N-bit parallel output port is smaller than for a serialized single pin output.
8.8 At the input of an 8-bit analog-to-digital converter a ramp-type signal rising at 1 LSB per sample period is applied. What is the power consumption at the digital output compared to the maximum power? What happens to the power in case of 1 LSB DNL errors, and what in case of an 1 LSB INL error?
8.9 How can comparator mismatch in a multiplexed successive approximation converter affect the performance?
8.10 A 7-bit flash converter uses 128 resistors of 25 Ω each with a 50 fF parasitic capacitance to each comparator. If the internal signal swing of the comparator is 1 V, calculate the kickback amplitude. Does the kickback vary with input signal level? Where is the worst case level?
8.11 A sine wave must be converted with good absolute accuracy (without DC offsets). No auto-zero or calibration mechanism is available. Give a reason why a flash converter is a better choice than a successive approximation converter.
8.12 In Fig. 8.6 exchange the connections of the \(\overline{clock}\) signal and the signals coming from the pre-latch. Does this solve the hysteresis problem and what is the cost?
8.13 Draw a transfer curve of a 2-bit coarse and 4-bit fine analog-to-digital converter. Add the transfer curve in case one of the coarse comparators has an offset of 1% of the input range. Do the same if this offset applies to a fine comparator.
8.14 A 1.6 Gs/s analog-to-digital converter is build by multiplexing 64 successive approximation converters. If offsets are normally distributed calculate σcomp for a 50 dB performance of 95% of the dies. The bandwidth of the T&H circuits is 1.5 GHz. How much variation is allowed on this bandwidth?
8.15 A 1 LSB difference produces 10 mV voltage swing on the nodes of a latch in a comparator with parasitic capacitances of 100 fF. The maximum current in each branch of the latch is 100 μA. The current factor for a square transistor is 200 μA/V2. Calculate the BER for a maximum decision time of 1 ns.
8.16 A comparator generates 50 fC of kickback charge. The nodes of a ladder have a parasitic capacitance of 150 fF each. If the ladder can consume 1 mA from a 1 V reference source and the converter must run at 2 Gs/s, what is the maximum resolution?
Notes
- 1.
This bandwidth can start at DC, but also far above f s using sub-sampling in Sect. 12.1.4.
- 2.
The term saturation is used to indicate that the circuit is far out of its operating point. Saturation of circuits has no relation with the operating regime of a transistor.
- 3.
This voltage-delay relation can be exploited: measuring the delay is used to quantify the input voltage and create more resolution.
- 4.
The origin of the addition “full” in full flash can refer to the conversion of the full range. “Partial-flash” converters can refer to a subranging architecture.
- 5.
An often encountered error is a direct connection between the ADC chip and the input port of a laptop. Certainly some spurs related to the internal processing will be visible in the analog-to-digital conversion spectrum.
- 6.
Some similarity exists with the way a monkey climbs a tree.
- 7.
See data sheets from ADI, TI, and NXP. Some 2010 products: AD9640, AD6645, ADS5474, and ADC1410. In some data sheets these converters are called pipeline converters. In the terminology of this book they are classified as subrange converters.
- 8.
The general form of this principle is in [225] identified as the Sweeney-Robertson-Tocher division principle.
- 9.
This section is based on a design by Jeannet v. Rens.
References
Seitzer D, Pretzl G, Hamdy NA (1983) Electronic analog-to-digital conversion. Wiley Interscience, New York. ISBN: 0-471-90198-9
van de Plassche R (1994) Integrated analog-to-digital and digital-to-analog converters. Kluwer Academic Publishers, the Netherlands. ISBN: 0-7923-9436-4 (2nd edition ISBN: 1-4020-7500-6, the Netherlands, 2003)
Razavi B (1994) Principles of data conversion system design. Wiley-IEEE Press, USA. ISBN: 978-0-7803-1093-3
Jespers P (2001) Integrated converters D-to-A and A-to-D architectures, analysis and simulation. Oxford Press, USA. ISBN: 0-19-856446-5
Maloberti F (2007) Data converters. Springer, Berlin. ISBN: 0-38-732485-2
Carmichael RD (1931) Smith ER Mathematical tables and formulas. Dover publications, New York. ISBN: 486-60111-0
Abramovic M, Stegun IA (eds) (1965) Handbook of mathematical functions. Dover publications, New York. ISBN: 0-486-61272-4
Beyer WH (1987) CRC standard mathematical tables, 28th edn. CRC press, Boca Raton. ISBN: 0-8493-0628-0
Sansen W (1999) Distortion in elementary transistor circuits. IEEE Trans Circ Syst II 46: 315–325
Rey WJJ (1983) Introduction to robust and quasi-robust statistical methods. Springer, Berlin. ISBN: 0-387-12866-2
Papoulis A (1965) Probability, random variables, and stochastic processes, student edn. McGrawHill, New York (4th edition ISBN: 0-073-66011-6, McGrawHill 2001)
Weast RC (ed) (1984) CRC handbook of chemstry and physics, 64th edn. CRC Press, Boca Raton. ISBN: 0-8493-0464-4
van der Pauw LJ (1958) A method of measuring specific resistivity and hall effect of discs of arbitrary shape. Philips Res Rep 13:1–9
Sze SM (1981) Physics of semiconductor devices, 2nd edn. Wiley, New York (3rd edition ISBN: 978-0-471-14323-9, 2006)
Black JR (1969) Electromigration: a brief survey and some recent results. IEEE Trans Electron Devices ED-16:338–347
Ogawa ET, Lee K-D, Blaschke VA, Ho PS (2002) Electromigration reliability issues in dual-damascene Cu interconnections. IEEE Trans Reliab 51:403–419
van der Ziel A (1986) Noise in solid-state devices and circuits. Wiley-lnterscience, New York. ISBN: 0-471-832340
Feynman RP, Leighton RB, Sands M (1977) The Feynman lectures on physics, 6th edn, vol 1,2, and 3. Addison Wesley Publishing Company, California. ISBN: 0-201-02010-6-H
Rosa EB (1908) The self and mutual inductances of linear conductors. Bull Bur of Stand 4:301–344
ITRS The national technology roadmap for semiconductors, technology needs. 1994–2011. Updates: http://www.itrs.net.
Seto JYW (1975) The electrical properties of polycrystalline silicon films. J Appl Phys 46:5247–5254
de Graaff HC, Klaassen FM (1990) Compact transistor modeling for circuit design. Springer, Wien. ISBN: 3-211-82136-8
Ghandhi S (1957) Darlington’s compound connection for transistors. IRE Trans Circ Theor 4:291–292 (see also US patent 2-663-806)
McCreary JL (1981) Matching properties, and voltage and temperature dependence of MOS capacitors. IEEE J Solid-State Circ 16:608–616
Shyu J-B, Temes GC, Yao K (1982) Random errors in MOS capacitors. IEEE J Solid-State Circ 17:1070–1076
Aparicio R (2002) Capacity limits and matching properties of integrated capacitors. IEEE J Solid-State Circ 27:384–393
Bely M et al (2007) Capacitive integrated circuit structure. US patent 7-170-178
Wei C, Barrington RF, Mautz JR, Sarkar TK (1984) Multiconductor transmission lines in multilayered dielectric media. IEEE Trans Microw Theor Technol 32:439–450
Wallinga H, Bult K (1989) Design and analysis of CMOS analog signal processing circuits by means of a graphcal MOST model. IEEE J Solid-State Circ 24:672–680
Vertregt M (2006) The analog challenge of nanometer CMOS. In: Technical digest international electron devices meeting, IEDM Digest of Technical Papers, pp 1–8
Pelgrom MJM, Duinmaijer ACJ, Welbers APG (1989) Matching properties of MOS transistors. IEEE J Solid-State Circ 24:1433–1440
Woerlee PH, Knitel MJ, van Langevelde R, Klaassen DBM, Tiemeijer LF, Scholten AJ, Zegers-van Duijnhoven ATA (2001) RF-CMOS performance trends. IEEE Trans Electron Devices 48:1776–1782
Scholten AJ, Tiemeijer LF, De Vreede PWH, Klaassen DBM (1999) A large signal non-quasi-static MOS model for RF circuit simulation. In: Technical digest international electron devices meeting, pp 163–166
Meindl JD (1995) Low power microelectronics: retrospect and prospect. Proc of the IEEE 83:619–635
Klaassen FM, Hes W (1986) On the temperature coefficient of the MOSFET threshold voltage. Solid-State Electron 29:787–789
Scholten AJ, Tiemeijer LF, van Langevelde R, Havens RJ, Zegers-van Duijnhoven ATA, Venezia VC (2003) Noise modeling for RF CMOS circuit simulation. IEEE Trans Electron Devices 50:618–632
Brews JR (2006) MOSFET hand analysis using BSIM. IEEE Circ Devices Mag 21:28–36
Gildenblat G, Li X, Wu W, Wang H, Jha A, van Langevelde R, Smit GDJ, Scholten AJ, Klaassen DBM (2006) PSP: an advanced surface-potential-based MOSFET model for circuit simulation. IEEE Trans Electron Devices 53:1979–1993
Enz CC, Krummenacher F, Vittoz EA (1995) An analytical MOS transistor model valid in all regions of operations and dedicated to low- voltage and low-current applications. Analog Integr Circ Signal Process J 8:83–114
Sakurai T, Newton AR (1990) Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas. IEEE J Solid-State Circ 25:584–594
Lee MSL, Tenbroek BM, Redman-White W, Benson J, Uren MJ (2001) A physically based compact model of partially depleted MOSFETs for analog circuit stimulation. IEEE J Solid-State Circ 36:110–121
Middlebrook RD (2006) The general feedback theorem: a final solution for feedback systems. IEEE Microw Mag 7:50–63
Unbehauen R (1972) Synthese elektrischer Netzwerke. Oldenbourg Verlag, German
Sallen RP, Key EL (1955) A practical method of designing RC active filters. IRE Trans Circ Theor 2 CT-2:74–85
Nauta B (1992) Analog CMOS filters for very high frequencies. Kluwer Academic Publishers, Dordrecht. ISBN 0792392728
Berndt DF, Dutta Roy SC (1969) Inductor simulation with a single unity gain amplifier. IEEE J Solid State Circ 4:161–162
Martin K, Sedra A (1981) Effects of the op amp finite gain and bandwidth on the performance of switched-capacitor filters. IEEE Trans Circ Syst CAS-28:822–829
Huang Q, Sansen W (1987) Design techniques for improved capacitor area efficiency in switched-capacitor biquads. IEEE Trans Circ Syst CAS-34:1590–1599
Allen PE, Sanchez-Sinencio E (1984) Switched capacitor circuits. Van Nostrand Reinhold, New York. ISBN: 0-4422-0873-1
Allstot D, Black W (1983) Technological design consideration for monolithic MOS switched-capacitor filtering systems. Proc IEEE 71:967–986
Gregorian R, Temes GC (1986) Analog MOS integrated circuits for signal processing. Wiley, New York. ISBN: 0-471-09797-7
Johns D, Martin KW (1997) Analog integrated circuit design. Wiley, New York. ISBN: 0-471-14448-7
Schreier R, Silva J, Steensgaard J, Temes GC (2005) Design-oriented estimation of thermal noise in switched-capacitor circuits. IEEE Trans Circ Syst I 15:2358–2368
Gray PR, Meyer RG (1993) Analysis and design of analog integrated circuits, 3rd edn. Wiley, New York (4th edn, Wiley, New York, ISBN: 0-471-32168-0, 2001)
Allen P, Holberg D (1987) CMOS analog circuit design. Holt, Rinehart and Winston Inc, New York
Rijns JJF (1996) CMOS low-distortion high-frequency variable-gain amplifier. IEEE J Solid-State Circ 31:1029–1034
Krummenacher F, Joehl N (2009) A differential-ramp based 65 dB-linear VGA technique in 65 nm CMOS. IEEE J Solid-State Circ 44:2503–2514
Gilbert B (1968) A precise four-quadrant multiplier with subnanosecond response. IEEE J Solid-State Circ 3:365–373
Elwan H, Tekin A, Pedrotti K (1988) A 4-MHz CMOS continuous-time filter with on-chip automatic tuning. IEEE J. Solid-State Circ 23:750–758
Bult K, Geelen GJGM (1990) A fast-settling CMOS op amp for SC circuits with 90-dB DC gain. IEEE J Solid-State Circ 25:1379–1384
Sackinger E, Guggenbuhl W (1990) A high-swing, high-impedance MOS cascode circuit. IEEE J Solid-State Circ 25:289–298
Kamath BYT, Meyer RG, Gray PR (1974) Relationship between frequency response and settling time of operational amplifiers. IEEE J Solid-State Circ 9:347–352
Solomon J (1974) The monolitic op amp: a tutorial study. IEEE J Solid-State Circ 9:314–332
Tsividis Y, Gray P (1976) An integrated NMOS operational amplifier with internal compensation. IEEE J Solid-State Circ 11:748–754
Tsividis Y (1978) Design consideration in single-channel MOS analog lntegraied circuits–a tutorial. IEEE J Solid-State Circ 13:383–391
Gray PR, Meyer R (1982) MOS operational amplifier design a tutorial overview. IEEE J Solid-state Circ 17:969–982
Redman-White W (1997) A high bandwidth constant gm and slew-rate rail-to-rail CMOS input circuit and its application to analog cells for low voltage VLSI systems. IEEE J Solid-State Circ 32:701–712
Ahuja B (1983) An improved frequency compensation technique for CMOS operational amplifiers. IEEE J Solid-state Circ 18:629–633
Cherry EM, Hooper DE (1963) The design of wide-band transistor feedback amplifiers. Proc IEEE 110(2):375–389
Hermans C, Steyaert MSJ (2006) A high-speed 850-nm optical receiver front-end in 0.18μm CMOS. IEEE J Solid-State Circ 41:1606–1614
Leeson DB (1966) A simple model of feedback oscillator noise spectrum. Proc IEEE 54:329–330
Demir A (2006) Computing timing jitter from phase noise spectra for oscillators and phase-locked loops with white and 1 ∕ f noise. IEEE Trans Circ Syst I 53:1869–1884
Hajimiri A, Lee T (1998) A general theory of phase noise in electrical oscillators. IEEE J Solid-State Circ 33:179–194
Razavi B (1996) A study of phase noise in CMOS oscillators. IEEE J Solid-State Circ 31:331–343
van der Tang JD (2002) High frequency oscillator design for integrated transceivers. Ph.D. thesis, Technical University Eindhoven
Huang Q (2000) Phase noise to carrier ratio in LC oscillators. IEEE Trans Circ Syst I: Fundam Theor Appl 47:965–980
Vittoz E, Degrauwe M, Bitz S (1988) High-performance crystal oscillator circuits: theory and application. IEEE J Solid-state Circ 23:774–783
Thommen W (1999) An improved low-power crystal oscillator. In: 25th European solid-state circuits conference, pp 146–149
Santos JT, Meyer RG A one-pin crystal oscillator for VLSI circuits. IEEE J Solid-State Circ 19:228–236 (1984)
Geraedts P, van Tuijl E, Klumperink E, Wienk G, Nauta B (2008) A 90 μW 12 MHz relaxation oscillator with a -162dB FOM. In: International solid-state circuits conference, digest of technical papers, pp 348–349
Sebastiano F, Breems L, Makinwa K, Drago S, Leenaerts D, Nauta B (2009) A low-voltage mobility-based frequency reference for crystal-less ULP radios. IEEE J Solid-State Circ 44:2002–2009
Gao X, Klumperink EAM, Bohsali M, Nauta B (2009) A low noise sub-sampling PLL in which divider noise is eliminated and PD/CP noise is not multiplied by N 2. IEEE J Solid-State Circ 44:3253–3263
Rabiner LR, Gold B (1975) Theory and application of digital signal processing. Prentice-Hall, Englewood Cliffs. ISBN: 0-139-141014
van den Enden AWM, Verhoeckx NAM (1989) Discrete time signal processing, an introduction. Prentice Hall, New Jersey. ISBN: 0-132-167557
Nyquist H (1928) Certain topics in telegraph transmission theory. Trans AIEE 47:617–644 (Reprinted in Proc IEEE 90:280–305, 2002)
Shannon CE (1948) A mathematical theory of communication. Bell Syst Technol J 27: 379–423 and 623–656
Shannon CE (1949) Communication in the presence of noise. Proc IRE 37:10–21 (Reprinted in Proc IEEE 86:447–457, 1998)
Unser M (2000) Sampling-50 years after Shannon. Proc IEEE 88:569–587
Candes E, Romberg J, Tao T (2006) Robust uncertainty principles: exact signal reconstruction from highly incomplete frequency information. IEEE Trans Inform Theor 52:489–509
Shinagawa M, Akazawa Y, Wakimoto T (1990) Jitter analysis of high-speed sampling systems. IEEE J Solid-State Circ 25:220–224
McClellan JH, Parks TW, Rabiner LR (1973) A computer program for designing optimum FIR linear phase digital filters. IEEE Trans Audio Electroacoustics 21:506–526
Séquin CH, Tompsett MF (1975) Charge transfer devices, supplement 8 to advances in electronics and electron physics. Academic, New York
Crols J, Steyaert M (1994) Switched-opamp: an approach to realize full CMOS switched-capacitor circuits at very low power supply voltages. IEEE J Solid-State Circ 29:936–942
Baschirotto A (1997) Castello R A 1-V 1.8-MHz CMOS switched-opamp SC filter with rail-to-rail output swing. IEEE J Solid-State Circ 32:1979–1986
Keramat A, Tao Z (2000) A capacitor mismatch and gain insensitive 1.5-bit/stage pipelined A/D converter. In: Proceedings of the 43rd IEEE Midwest symposium on circuits and systems, pp 48–51
Dickson J (1976) On-chip high-voltage generation MNOS integrated circuits using an improved voltage multiplier technique. IEEE J Solid-State Circ 11:374–378
Knepper RW (1978) Dynamic depletion mode: An E/D mosfet circuit method for improved performance. IEEE J Solid-State Circ 13:542–548
Abo AM, Gray PR (1999) A 1.5-V, 10-bit, 14.3-MS/s CMOS pipe-line analog-to-digital converter. IEEE J Solid-State Circ 34:599–606
Limotyrakis S, Kulchycki SD, Su DK, Wooley BA (2005) A 150-MS/s 8-b 71-mW CMOS time-interleaved ADC. IEEE J Solid-State Circ 40:1057–1067
Song BA, Tompsett MF, Lakshmikumar KR (1988) A 12-bit 1 -MS / s capacitor error-averaging pipelined A/D converter. IEEE J Solid-State Circ 23:1324–1333
Yang W, Kelly D, Mehr I, Sayuk MT, Singer L (2001) A 3-V 340-mW 14-b 75-MS/s CMOS ADC with 85-dB SFDR at Nyquist input. IEEE J Solid-State Circ 36:1931–1936
Gregoire BR, Moon U (2008) An Over-60 dB true rail-to-rail performance using correlated level shifting and an opamp with only 30 dB loop gain. IEEE J Solid-State Circ 43:2620–2630
Wakimoto T, Akazawa Y (1993) Circuits to reduce distortion in the diode-bridge track-and-hold. IEEE J Solid-State Circ 28:384–387
Vorenkamp P, Verdaasdonk JPM (1992) Fully bipolar, 120-MS/s 10-b track-and-hold circuit. IEEE J Solid-State Circ 27:988–992
Harley Reeves A (1942) Electric signaling system. US Patent 2-272-070, 3 Feb 1942. Also French Patent 852-183 issued 1938, and British Patent 538-860 issued 1939
IEEE Std 1057-1994 (1994) IEEE standard for digitizing waveform recorders
IEEE 1241–2000 Standard for terminology and test methods for analog-to-digital converters. IEEE Std1241, 2000, ISBN: 0-7381-2724-8, revision 2007
Tilden SJ, Linnenbrink TE, Green PJ (1999) Overview of IEEE-STD-1241 standard for terminology and test methods for analog-to-digital converters. In: Instrumentation and measurement technology conference, pp 1498–1503
Bennett WR (1948) Spectra of quantized signals. Bell Syst Technol J 27:446–472
Blachman N (1985) The intermodulation and distortion due to quantization of sinusoids. IEEE Trans Acoustics Speech Signal Process ASSP 33:1417–1426
Oude Alink MS, Kokkeler ABJ, Klumperink EAM, Rovers KC, Smit G, Nauta B (2009) Spurious-free dynamic range of a uniform quantizer. IEEE Trans Circ Syst II: Express Briefs 56:434–438
Lloyd S (1982) Least squares quantization in PCM. IEEE Trans Inform Theor 28:129–137 (transcript from 1957 paper)
Max J (1960) Quantizing for minimum distortion. IRE Trans Inform Theor 6:7–12
Wannamaker RA, Lipshitz SP, Vanderkooy J, Wright JN (2000) A theory of nonsubtractive dither. IEEE Trans on Signal Process 48:499–516
Hilbiber D (1964) A new semiconductor voltage standard. In: IEEE International Solid-State Circuits Conference, Digest of Technical Papers, pp 32–33
Widlar RJ (1971) New developments in IC voltage regulators. IEEE J Solid-State Circ 6:2–7
Kuijk KE (1973) A precision reference voltage source. IEEE J Solid-State Circ 8:222–226
Brokaw AP (1974) A simple three-terminal IC bandgap reference. IEEE J Solid-State Circ 9:388–393
Pertijs MAP, Huijsing JH (2006) Precision temperature sensors in CMOS technology. Springer, New York, ISBN: 140205257X
Song BS, Gray PR (1983) A precision curvature-compensated CMOS bandgap reference. IEEE J Solid-State Circ 18:634–643
Banba H, Shiga H, Umezawa A, Miyaba T, Tanzawa T, Atsumi S, Sakui K (1999) A CMOS Band-gap reference circuit with sub 1-V operation. IEEE J Solid-State Circ 34:670–674
Petrescu V, Pelgrom MJM, Veendrick HJM, Pavithran P, Wieling J (2006) Monitors for a signal integrity measurement system. In: 32nd European solid-state circuits conference, pp 122–125
Petrescu V, Pelgrom MJM, Veendrick HJM, Pavithran P, Wieling J (2006) A signal-integrity self-test concept for debugging nanometer CMOS ICs. In: IEEE international solid-state circuits conference, digest of technical papers, pp 544–545 (2006)
Fayomi CJB, Wirth GI, Achigui HF, Matsuzawa A (2010) Sub 1 V CMOS bandgap reference design techniques: a survey. Analog Integr Circ Signal Process 62:141–157
Annema A-J (1999) Low-power bandgap references featuring DTMOSTs. IEEE J Solid-State Circ 34:949–955
Sansen WM, Op’t Eynde F, Steyaert M (1988) A CMOS temperature compensated current reference. IEEE J Solid-State Circ 23:821–823
Blauschild RA, Tucci PA, Muller RS, Meyer RG (1978) A new NMOS temperature-stable voltage reference. IEEE J Solid-State Circ 13:767–774
Song H-J, Kim C-K (1993) A temperature-stabilized SOI voltage reference based on threshold voltage difference between enhancement and depletion NMOSFET’s. IEEE J Solid-State Circ 28:671–677
van de Plassche RJ (1976) Dynamic element matching for high-accuracy monolithic D/A converters. IEEE J Solid-State Circ 21:795–800
Schoeff JA (1979) An inherently monotonic 12 bit DAC. IEEE J Solid-State Circ 24:904–911
Naylor JR (1983) A complete high-speed voltage output 16-bit monolithic DAC. IEEE J Solid-State Circ 28:729–735
Schouwenaars HJ, Dijkmans EC, Kup BMJ, van Tuijl EJM (1986) A monolithic dual 16-bit D/A converter. IEEE J Solid-State Circ 21:424–429
Groeneveld DWJ, Schouwenaars HJ, Termeer HAH, Bastiaansen CAA (1989) A self-calibration technique for monolithic high-resolution D/A converters. IEEE J Solid-State Circ 24:1517–1522
Schouwenaars HJ, Groeneveld DWJ, Termeer HAH (1988) A low-power stereo 16-bit CMOS D/A converter for digital audio. IEEE J Solid-State Circ 23:1290–1297
Lin C-H, Bult K (1998) A 10-b 250-M sample/s CMOS DAC in 1 mm2. In: IEEE International solid-state circuits conference, digest of technical papers, pp 214–215
Van Den Bosch A, Borremans M, Steyaert M, Sansen W (2001) A 12 b 500 MS/s current-steering CMOS D/A converter. In: IEEE international solid-state circuits conference, digest of technical papers, pp 366–367
Van Den Bosch A, Borremans M, Steyaert M, Sansen W (2001) A 10-bit 1-GSample/s Nyquist current-steering CMOS D/A converter. IEEE J Solid-State Circ 36:315–324
Bastiaansen CAA, Groeneveld DWJ, Schouwenaars HJ, Termeer HAH (1991) A 10-b 40-MHz 0.8-μm CMOS current-output D/A converter. IEEE J Solid-State Circ 26:917–921
Doris K, Briaire J, Leenaerts D, Vertregt M, van Roermund A (2005) A 12b 500MS/s DAC with > 70 dB SFDR up to 120MHz in 0.18μm CMOS. In: IEEE international solid-state circuits conference, digest of technical papers, pp 116–588
Van der Plas GAM, Vandenbussche J, Sansen W, Steyaert MSJ, Gielen GGE (1999) A 14-bit intrinsic accuracy Q 2 random walk CMOS DAC. IEEE J Solid-State Circ 34:1708–1718
Jewett B, Liu J, Poulton K (2005) A 1.2GS/s 15b DAC for precision signal generation. In: IEEE international solid-state circuits conference, digest of technical papers, pp 110–111
Park S, Kim G, Park S-C, Kim W (2002) A digital-to-analog converter based on differential-quad switching. IEEE J Solid-State Circ 37:1335–1338
Engel G, Kuo S, Rose S (2012) A 14b 3/6GHz current-steering RF DAC in 0.18m CMOS with 66dB ACLR at 2.9GHz. In: International solid-state circuits conference, digest of technical papers, pp 458–449
Schafferer B, Adams R (2004) A 3V CMOS 400mW 14b 1.4GS/s DAC for multi-carrier applications. In: IEEE international solid-state circuits conference, digest of technical papers, pp 360–361
Schofield W, Mercer D, Onge LS (2003) A 16b 400MS/s DAC with < − 80dBc IMD to 300MHz and < − 160dBm/Hz noise power spectral density. In: IEEE international solid-state circuits conference, digest of technical papers, pp 126–127
Su DK, Wooley BA (1993) A CMOS oversampling D/A converter with a current-mode semidigital reconstruction filter. IEEE J Solid-State Circ 28:1224–1233
Barkin DB, Lin ACY, Su DK, Wooley BA (2004) A CMOS oversampling bandpass cascaded D/A converter with digital FIR and current-mode semi-digital filtering. IEEE J Solid-State Circ 39:585–593
Suarez RE, Gray PR, Hodges DA (1975) All-MOS charge-redistribution analog-to-digital conversion techniques, II. IEEE J Solid-State Circ 10:379–385
Song B-S, Lee S-H, Tompsett MF (1990) A 10-b 15-MHz CMOS recycling two-step A/D converter. IEEE J Solid-State Circ 25:1328–1338
Philips K, van den Homberg J, Dijkmans C (1999) PowerDAC: a single-chip audio DAC with a 70%-efficient power stage in 0.5 μm CMOS. In: IEEE international solid-state circuits conference, digest of technical papers, pp 154–155
Fan Q, Huijsing JH, Makinwa KAA (2012) A 21 nV/\(\sqrt{Hz}\) Hz chopper-stabilized multi-path current-feedback instrumentation amplifier with 2 μV offset. IEEE J Solid-State Circ 47: 464-475
Blanken PG, Menten SEJ (2002) A 10 μV-offset 8 kHz bandwidth 4th-order chopped ΣΔ A/D converter for battery management. In: IEEE international solid-state circuits conference, digest of technical papers, pp 388–389
Carley L (1989) A noise-shaping coder topology for 15+ bit converters. IEEE J Solid-State Circ 24:267–273
Nys OJAP, Henderson RK (1996) An analysis of dynamic element matching techniques in sigma-delta modulation. In: IEEE international symposium on circuits and systems, pp 231–234
Henderson RK, Nys OJAP (1996) Dynamic element matching techniques with arbitrary noise shaping function. In: IEEE international symposium on circuits and systems, pp. 293–296
Story MJ (1992) Digital to analog converter adapted to select input sources based on a preselected algorithm once per cycle of a sampling signal. US patent 5-138-317
Maloberti A (1991) Convertitore digitale analogico sigma-delta multilivello con matching dinamico degli elementi. Tesi di Laurea, Universita degli Studi di Pavia, 1990–1991 (this thesis was not available)
Miller MR, Petrie CS (2003) A multibit sigma-delta ADC for multimode receivers. IEEE J Solid-State Circ 38:475–482
Risbo L, Hezar R, Kelleci B, Kiper H, Fares M (2011) A 108dB-DR 120dB-THD and 0.5Vrms output audio DAC with inter-symbol-interference-shaping algorithm in 45nm CMOS. In: IEEE international solid-state circuits conference, digest of technical papers, pp 484–485
Dingwall AGF, Zazzu V (1985) An 8-MHz CMOS subranging 8-bit A/D converter. IEEE J Solid-State Circ 20:1138–1143
Abrial A, Bouvier J, Fournier J, Senn P, Viellard M (1988) A 27-MHz digital-to-analog video processor. IEEE J Solid-State Circ 23:1358–1369
Pelgrom MJM (1990) A 10b 50MHz CMOS D/A converter with 75Ω buffer. IEEE J Solid-State Circ 25:1347–1352
Miki T, Nakamura Y, Nakaya M, Asai S, Akasaka Y, Horiba Y (1986) An 80-MHz 8-bit CMOS D/A converter. IEEE J Solid-State Circ 21:983–988
Pelgrom MJM, Roorda M (1988) An algorithmic 15 bit CMOS digital-to-analog converter. IEEE J Solid-State Circ 23:1402–1405
Matsumoto H, Watanabe K (1986) Switched-capacitor algorithmic digital-to-analog converters. IEEE Trans Circ Syst 33:721–724
Fiedler HL, Hoefflinger B, Demmer W, Draheim P (1981) A 5-bit building block for 20 MHz A/D converters. IEEE J Solid-State Circ 26:151–155
Wu J-T, Wooley BA (1988) A 100-MHz pipelined CMOS comparator. IEEE J Solid-State Circ 23:1379–1385
Nauta B, Venes AGW (1995) A 70 Ms/s 110 mW 8-b CMOS folding and interpolating A/D converter. IEEE J Solid-State Circ 30:1302–1308
Yin G, Op’t Eynde F, Sansen W (1992) A high-speed CMOS comparator with 8-b resolution. IEEE J Solid-State Circ 37:208–211
Venes AGW, van de Plassche RJ (1996) An 80-MHz, 80-mW, 8-b CMOS folding A/D converter with distributed track-and-hold preprocessing. IEEE J Solid-State Circ 31: 1846–1853
Ellersick W, Chih-Kong KY, Horowitz M, Dally W (1999) GAD: a 12-GS/s CMOS 4-bit A/D converter for an equalized multi-level link. In: Symposium on VLSI circuits, digest of technical papers, pp 49–52
Montanaro J et al (1996) A 160 MHz, 32b, 0.5W CMOS RISC microprocessor. IEEE J Solid-State Circ 31:1703–1714
Verbruggen B, Craninckx J, Kuijk M, Wambacq P, Van der Plas G (2008) A 2.2mW 5b 1.75GS/s folding flash ADC in 90nm digital CMOS. In: IEEE international solid-state circuits conference, digest of technical papers, pp 252–611
Schinkel D, Mensink E, Klumperink E, van Tuijl E, Nauta B (2007) A double-tail latch-type voltage sense amplifier with 18ps setup+hold time. In: IEEE international solid-state circuits conference, digest of technical papers, pp 314–315
Fukushima N, Yamada T, Kumazawa N, Hasegawa Y, Soneda M (1989) A CMOS 40MHz 8b 105mW two-step ADC. In: International solid-state circuits conference, digest of technical papers, pp 14–15
Atherton JH, Simmonds HT (1992) An offset reduction technique for use with CMOS integrated comparators and amplifiers. IEEE J Solid-State Circ 27:1168–1175
Wong K-LJ, Yang C-KK (2004) Offset compensation in comparators with minimum input-referred supply noise. IEEE J Solid-State Circ 37:837–840
Kusumoto K, Matsuzawa A, Murata K (1993) A 10-b 20-MHz 30-mW pipelined interpolating CMOS ADC. IEEE J Solid-State Circ 28:1200–1206
Haas M, Draxelmayr D, Kuttner F, Zojer B (1990) A monolithic triple 8-bit CMOS video coder. IEEE Trans Consum Electron 36:722–729
Schvan P, Pollex D, Wang S-C, Falt C, Ben-Hamida N (2006) A 22GS/s 5b ADC in 0.13m SiGe BiCMOS. In: International solid-state circuits conference, digest of technical papers, pp 572–573
Reyhani H, Quinlan P (1994) A 5 V, 6-b, 80 Ms/s BiCMOS flash ADC. IEEE J Solid-State Circ 29:873–878
Vorenkamp P, Verdaasdonk JPM (1992) A 10b 50MHz pipelined ADC. In: International solid-state circuits conference, digest of technical papers, pp 32–33
Kattmann K, Barrow J (1991) A technique for reducing differential nonlinearity errors in flash A/D converters. In: International solid-state circuits conference, digest of technical papers, pp 170–171
Scholtens PCS, Vertregt M (2002) A 6-b 1.6-Gsample/s flash ADC in 0.18μm CMOS using averaging termination. IEEE J Solid-State Circ 37:1599–1609
Bult K, Buchwald A (1997) An embedded 240-mW 10-b 50-MS/s CMOS ADC in 1-mm2. IEEE J Solid-State Circ 32:1887–1895
Uyttenhove K, Vandenbussche J, Lauwers E, Gielen GGE, Steyaert MSJ (2003) Design techniques and implementation of an 8-bit 200-MS/s interpolating/averaging CMOS A/D converter. IEEE J Solid-State Circ 38:483–494
Van De Grift REJ, Rutten IWJM, van der Veen M (1987) An 8-bit video ADC incorporating folding and interpolation techniques. IEEE J Solid-State Circ 22:944–953
Vorenkamp P, Roovers R (1997) A 12-b, 60-MS/s cascaded folding and interpolating ADC. IEEE J Solid-State Circ 32:1876–1886
Van De Plassche RJ, van der Grift REJ (1979) A high-speed 7 bit A/D converter. IEEE J Solid-State Circ 14:938–943
Hoogzaad G, Roovers R (1999) A 65-mW, 10-bit, 40-MS/s BiCMOS Nyquist ADC in 0.8 mm2. IEEE J Solid-State Circ 34:1796–1802
Choe MJ, Song B-S, Bacrania K (2000) A 13b 40MS/s CMOS pipelined folding ADC with background offset trimming. In: International solid-state circuits conference, digest of technical papers, pp 36–37
Lewis SH, Gray PR (1987) A pipelined 5-MS/s 9-bit analog-to-digital converter. IEEE J Solid-State Circ 22:954–961
van der Ploeg H, Vertregt M, Lammers M (2006) A 15-bit 30-MS/s 145-mW three-step ADC for imaging applications. IEEE J Solid-State Circ 41:1572–1577
Shimizu Y, Murayama S, Kudoh K, Yatsuda H, Ogawa A (2006) A 30mW 12b 40MS/s subranging ADC with a high-gain offset-canceling positive-feedback amplifier in 90nm digital CMOS. In: International solid-state circuits conference, digest of technical papers, pp 802–803
Moreland C, Murden F, Elliott M, Young J, Hensley M, Stop R (2000) A 14b 100MS/s subranging ADC. IEEE J Solid-State Circ 35:1791–1798
McCharles R, Hodges D (1978) Charge circuits for analog LSI. IEEE Trans Circ Syst 25:490–497
Cho TB, Gray PR (1995) A 10 b, 20 Msample/s, 35 mW pipeline A/D converter. IEEE J Solid-State Circ 30:166–172
Chai Y, Wu J-T (2012) A 5.37mW 10b 200MS/s dual-path pipelined ADC. In: International solid-state circuits conference, digest of technical papers, pp 462–463
Li PW, Chin MJ, Gray PR, Castello R (1984) A ratio-independent algorithmic analog-to-digital conversion technique. IEEE J Solid-State Circ 19:828–836
Karanicolas AN, Lee H-S, Barcrania KL (1993) A 15-b 1-MS/s digitally self-calibrated pipeline ADC. IEEE J Solid-State Circ 28:1207–1215
Nagaraj K, Fetterman HS, Anidjar J, Lewis SH, Renninger RG (1997) A 250-mW, 8-b, 52-MSs/s parallel-pipelined A/D converter with reduced number of amplifiers. IEEE J Solid-State Circ 32:312–320
Chiu Y, Gray PR, Nikolic B (2004) A 14-b 12-MS/s CMOS pipeline ADC with over 100-dB SFDR. IEEE J Solid-State Circ 39:2139–2151
Wang X, Hurst PJ, Lewis SH (2004) A 12-bit 20-MS/s pipelined analog-to-digital converter with nested digital background calibration. IEEE J Solid-State Circ 39:1799–1808
Murmann B, Boser BE (2003) A 12-bit 75-MS/s pipelined ADC using open-loop residue amplification. IEEE J Solid-State Circ 38:2040–2050
Iroaga E, Murmann B (2007) A 12-Bit 75-MS/s pipelined ADC using incomplete settling. IEEE J Solid-State Circ 42:748–756
Geelen G, Paulus E, Simanjuntak D, Pastoor H, Verlinden R (2006) A 90nm CMOS 1.2V 10b power and speed programmable pipelined ADC with 0.5pJ/conversion-step. In: International solid-state circuits conference, digest of technical papers, 214–215
Bardsley S, Dillon C, Kummaraguntla R, Lane C, Ali AMA, Rigsbee B, Combs D (2006) A 100-dB SFDR 80-MSPS 14-Bit 0.35-μm BiCMOS Pipeline ADC. IEEE J Solid-State Circ 41:2144–2153
Lee BG, Min BM, Manganaro G, Valvano JW (2008) A 14b 100 MS/s pipelined ADC with a merged active S/H and first MDAC. In: International solid-state circuits conference, digest of technical papers, pp 248–249
van de Vel H, Buter B, Ploeg Hvd, Vertregt M, Geelen G, Paulus E (2009) A 1.2 V 250-mW 14-b 100 MS/s digitally calibrated pipeline ADC in 90-nm CMOS. IEEE J Solid-State Circ 44:1047–1056
Lee CC, Flynn MP (2011) A SAR-assisted two-stage pipeline ADC. IEEE J Solid-State Circ 46:859–869
Verbruggen B, Iriguchi M, Craninckx J (2012) A 1.7mW 11b 250MS/s 2 interleaved fully dynamic pipelined SAR ADC in 40nm digital CMOS. In: International solid-state circuits conference, digest of technical papers, pp 466–467
Min BM, Kim P, Bowman FW, Boisvert DM, Aude AJ (2003) A 69-mW 10-bit 80-MS/s pipelined CMOS ADC. IEEE J Solid-State Circ 38:2031–2039
Mehr I, Singer L (2000) A 55-mW 10-bit 40-MS/s Nyquist-rate CMOS ADC. IEEE J Solid-State Circ 35:318–323
Sepke T, Fiorenza JK, Sodini CG, Holloway P, Lee H-S (2006) Comparator-based switched-capacitor circuits for scaled CMOS technologies. In: International solid-state circuits conference, digest of technical papers, pp 812–821
Brooks L, Lee H-S (2009) A 12b 50MS/s fully differential zero-crossing-based ADC without CMFB. In: International solid-state circuits conference, digest of technical papers, pp 166–167
Wang H, Wang X, Hurst PJ, Lewis SH (2009) Nested digital background calibration of a 12-bit pipelined ADC without an input SHA. IEEE J Solid-State Circ 44:2780–2789
McCreary JL, Gray PR (1975) All-MOS charge redistribution analog-to-digital conversion techniques I. IEEE J Solid-State Circ 10:371–379
Craninckx J, Van der Plas G (2007) A 65fJ/conversion-step 0-to-50MS/s 0-to-0.7mW 9b cHARGE-sHaring SAR ADC in 90nm digital CMOS. In: International solid-state circuits conference, digest of technical papers, pp 246–247
Agnes A, Bonizzoni E, Malcovati P, Maloberti F (2008) A 9.4-ENOB 1V 3.8μW 100kS/s SAR ADC with time-domain comparator. In: International solid-state circuits conference, digest of technical papers, pp 246–247
van Elzakker M, van Tuijl E, Geraedts P, Schinkel D, Klumperink E, Nauta B (2008) A 1.9μW 4.4fJ/conversion-step 10b 1MS/s charge-redistribution ADC. In: International solid-state circuits conference, digest of technical papers, pp 244–245
Harpe P, Zhang Y, Dolmans G, Philips K, de Groot H (2012) A 7-to-10b 0-to-4MS/s flexible SAR ADC with 6.5-to-16fJ/conversion-step. In: International solid-state circuits conference, digest of technical papers, pp 472–473
Kuttner F (2002) A 1.2V 10 b 20 MS/s non-binary successive approximation ADC in 0.13μm CMOS. In: International solid-state circuits conference, digest of technical papers, pp 176–177
Hesener M, Ficher T, Hanneberg A, Herbison D, Kuttner F, Wenskel H (2007) A 14b 4OMS/s redundant SAR ADC with 480MHz in 0.13pm CMOS. In: International solid-state circuits conference, digest of technical papers, pp 248–249
Shih C, Gray PR (1986) Reference refreshing cyclic analog-to-digital and digital-to-analog converters. IEEE J Solid-State Circ 21:544–554
Ginetti B, Jespers P, Vandemeulebroecke A (1992) A CMOS 13-b cyclic. A/D converter. IEEE J Solid-State Circ 27:957–964
Mase M, Kawahito S, Sasaki M, Wakamori Y, Furuta M (2005) A wide dynamic range CMOS image sensor with multiple exposure-time signal outputs and 12-bit column-parallel cyclic A/D converters. IEEE J Solid-State Circ 40:2787–2795
Snoeij MF, Theuwissen AJP, Makinwa KAA, Huijsing JH (2007) Multiple-ramp column-parallel ADC architectures for CMOS image sensors. IEEE J Solid-State Circ 42:2986–2977
Naraghi S, Courcy M, Flynn MP (2009) A 9b 14 μW 0.06mm2 PPM ADC in 90nm digital CMOS. In: IEEE international solid-state circuits conference digest of technical papers, pp 168–169
Howard BK (1955) Binary quantizer. US patent 2-715-678
van der Ploeg H, Hoogzaad G, Termeer HAH, Vertregt M, Roovers RLJ (2001) A 2.5V, 12b, 54MS/s, 0.25um CMOS ADC. In: International solid-state circuits conference, digest of technical papers, pp 132–133
Pelgrom MJM, Jochijms A, Heijns H (1987) A CCD delay line for video applications. IEEE Trans Consum Electron 33:603–609
Kurosawa N, Kobayashi H, Maruyama K, Sugawara H, Kobayashi K (2001) Explicit analysis of channel mismatch effects in time-interleaved ADC systems. IEEE Trans Circ Syst I: Fundam Theor Appl 48:261–271
Doris K, Janssen E, Nani C, Zanikopoulos A, Wiede Gvd (2011) A 480 mW 2.6 GS/s 10b time-interleaved ADC With 48.5 dB SNDR up to Nyquist in 65 nm CMOS. IEEE J Solid-State Circ 46:2821–2833
Hsu C-C, Huang F-C, Shih C-Y, Huang C-C, Lin Y-H, Lee C-C, Razavi B (2007) An 11b 800MS/s time-interleaved ADC with digital background calibration. In: International solid-state circuits conference, digest of technical papers, pp 164–165
Vertregt M, Dijkstra MB, Rens ACv, Pelgrom MJM (1993) A Versatile digital CMOS video delay line with embedded ADC, DAC and RAM. In: 19th European solid-state circuits conference, pp 226–229
Pelgrom MJM, Rens ACv, Vertregt M, Dijkstra MB (1994) A 25-Ms/s 8-bit CMOS A/D converter for embedded application. IEEE J Solid-State Circ 29:879–886
Murray B, Menting H (1992) A highly integrated D2MAC decoder. In: IEEE international conference on consumer electronics, digest of technical papers, pp 56–57
Mark JW, Todd TD (1981) A nonuniform sampling approach to data compression. IEEE Trans Commun 29:24–32
Allier E, Goulier J, Sicard G, Dezzani A, Andre E, Renaudin M (2005) A 120nm low power asynchronous ADC. In: International symposium on low-power electronics and design, pp 60–65
Trakimas M, Sonkusale SR (2011) An adaptive resolution asynchronous adc architecture for data compression in energy constrained sensing applications. IEEE Trans Circ Syst I 58: 921–934
Lin C-S, Liu B-D (2003) A new successive approximation architecture for low-power low-cost CMOS A/D converter. IEEE J Solid-State Circ 38:54–62
Chen S-WM, Brodersen RW (2006) A 6-bit 600-MS/s 5.3-mW asynchronous ADC in 0.13-μm CMOS. IEEE J Solid-State Circ 41:2669–2680
Pernillo J, Flynn MP (2011) A 1.5-GS/s flash ADC With 57.7-dB SFDR and 6.4-bit ENOB in 90 nm digital CMOS. IEEE Trans Circ Syst II: Express Briefs 58:837–841
Jansson J-P, Mantyniemi A, Kostamovaara J (2006) A CMOS time-to-digital converter with better than 10 ps single-shot precision. IEEE J Solid-State Circ 41:1286–1296
Chen P, Liu S-L, Wu J (2000) A CMOS pulse-shrinking delay element for time interval measurement. IEEE Trans Circ Syst 47:954–958
Rahkonen TE, Kostamovaara JT (1993) The use of stabilized CMOS delay lines for the digitization of short time intervals. IEEE J Solid-State Circ 28:887–894
van der Ploeg H (1997) The Nonius analog-to-digital converter. In: Internal Philips research report/ University Twente B.Sc. report, supervisor M. Pelgrom
Groza VZ (2001) High-resolution floating-point ADC. IEEE Trans Instrumentation and Measurement 50:1812–1829
de Jager F (1952) Delta modulation, a method of PCM transmission using the 1-unit code. Philips Res Rep 7:442–466
Cutler C (1960) Transmission systems employing quantization. US Patent 2-927-962
Widrow B (1956) A study of rough amplitude quantization by means of Nyquist sampling theory. IRE Trans Circ Theor CT-3:266–276
Inose H, Yasuda Y, Murakami J (1962) A telemetering system by code modulation- ΔΣ modulation. IRE Trans Space Electron Telemetry SET-8:204–209 (Proc IEEE 51:1524–1535, 1963)
Candy JC, Temes GC (eds) (1992) Oversampling delta-sigma data converters: theory, design and simulation. IEEE, New York
Norsworthy SR, Schreier R, Temes GC (eds) (1997) Delta-sigma data converters: theory, design, and simulation. IEEE Press, Piscataway. ISBN: 0-7803-1045-4
Schreier R, Temes GC (2004) Understanding delta-sigma data converters. Wiley, New York. ISBN: 0-471-46585-2
Naus PJA, Dijkmans EC (1991) Multi-bit oversampled ΣΔ A/D converters as front-end for CD players. IEEE J Solid-State Circ 26:905–909
Kup BMJ, Dijkmans EC, Naus PJA, Sneep J (1991) A bit-stream digital-to-analog converter with 18-b resolution. IEEE J Solid-State Circ 26:1757–1763
Naus PJA, Dijkmans EC, Stikvoort EF, Holland DJ, Bradinal W (1987) A CMOS stereo 16-bit D/A converter for digital audio. IEEE J Solid-State Circ 22:390–395
Adams R, Nguyen KQ (1998) A 113-dB SNR oversampling DAC with segmented noise-shaped scrambling. IEEE J Solid-State Circ 33:1871–1878
Naus PJA, Dijkmans EC (1988) Low signal level distortion in sigma-delta modulators. In: 84th convention of the audio engineering society, Paris
Vleugels K, Rabii S, Wooley BA (2001) A 2.5 v sigma-delta modulator for broadband communications applications. IEEE J Solid-State Circ 36:1887–1889
Hart A, Voinigescu SP (2009) A 1 GHz bandwidth low-pass sigma-delta ADC with 20-50 GHz adjustable sampling rate. IEEE J Solid-State Circ 44:1401–1414
Gambini S, Rabaey J (2007) A 100-kS/s 65-dB DR sigma-delta ADC with 0.65V supply voltage. In: 33th European solid state circuits conference, pp 202–205
Lee WL, Sodini CG (1987) A topology for higher order interpolative coders. In: Proceedings of the IEEE international symposium on circuits and systems, pp 459–462
Chao KC-H, Nadeem S, Lee WL, Sodini CG (1990) A higher order topology for interpolative modulators for oversampling A/D converters. IEEE Trans Circ Syst 37:309–318
Williams III LA, Wooley BA (1994) A third-order sigma-delta modulator with extended dynamic range. IEEE J Solid-State Circ 29:193–202
Christen T, Burger T, Huang Q (2007) A 0.13μm CMOS EDGE/UMTS/WLAN tri-mode ADC with -92dB THD. In: International solid-state circuits conference, digest of technical papers, pp 240–241
Breems LJ, Rutten R, van Veldhoven RHM, van der Weide G (2007) A 56 mW continuous-time quadrature cascaded ΣΔ modulator with 77 dB DR in a near zero-IF 20 MHz Band. IEEE J Solid-State Circ 42:2696–2705
Kulchycki SD, Trofin R, Vleugels K, Wooley BA (2008) A 77-dB dynamic range, 7.5-MHz hybrid continuous-time/discrete-time cascaded sigma delta modulator. IEEE J Solid-State Circ 43:796–804
Breems LJ, Dijkmans EC, Huijsing JH (2001) A quadrature data-dependent DEM algorithm to improve image rejection of a complex ΣΔ modulator. IEEE J Solid-State Circ 36:1879–1886
van der Zwan EJ, Dijkmans EC (1996) A 0.2 mW CMOS ΣΔ modulator for speech coding with 80 dB dynamic range. IEEE J Solid-State Circ 31:1873–1880
Keller M, Buhmann A, Sauerbrey J, Ortmanns M, Manoli Y (2008) A comparative study on excess-loop-delay compensation techniques for continuous-time sigmadelta modulators. IEEE Trans Circ Syst I 55:3480–3487
Philips KJP (2005) ΣΔ AD conversion for signal conditioning. Ph.D. thesis Technical University Eindhoven
Philips K, Nuijten PACM, Roovers RLJ, van Roermund AHM, Chavero FM, Pallares MT, Torralba A (2004) A continuous-time SD ADC with increased immunity to interferers. IEEE J Solid-State Circ 39:2170–2178
Nguyen K, Adams R, Sweetland K, Chen H (2005) A 106-dB SNR hybrid oversampling analog-to-digital converter for digital audio. IEEE J Solid-State Circ 40:2408–2415
Shettigar P, Pavan S (2012) A 15mW 3.6GS/s CT-SD ADC with 36MHz bandwidth and 83dB DR in 90nm CMOS. In: International solid-state circuits conference, digest of technical papers, pp 156–157
Bolatkale M, Breems LJ, Rutten R, Makinwa KAA (2011) A 4 GHz continuous-time ADC with 70 dB DR and 74 dBFS THD in 125 MHz BW. IEEE J Solid-State Circ 46:2857–2868
Shibata1 H, Schreier R, Yang W, Shaikh A, Paterson D, Caldwell1 T, Alldred D, Lai PW (2012) A DC-to-1GHz tunable RF SD ADC achieving DR = 74dB and BW = 150MHz at f0 = 450MHz Using 550mW. In: IEEE international solid-state circuits conference, digest of technical papers, pp 150–151
Adams RW (1986) Design and implementation of an audio 18-bit analog-to-digital converter using oversampling techniques. J. Audio Eng Soc 34:153–166
van Veldhoven RHM, Minnis BJ, Hegt HA, van Roermund AHM (2002) A 3.3-mW ΣΔ modulator for UMTS in 0.18-μm CMOS with 70-dB dynamic range in 2-MHz bandwidth. IEEE J Solid-State Circ 37:1645–1652
Lipshitz SP, Vanderkooy J (2001) Why 1-bit sigma-delta conversion is unsuitable for high-quality applications. In: Paper 5395 in 110th convention of the audio engineering society, Amsterdam
Silva PGR, Breems LJ, Makinwa K, Roovers R, Huijsing JH (2007) An IF-to-baseband ΣΔ modulator for AM/FM/IBOC radio receivers with a 118 dB dynamic range. IEEE J Solid-State Circ 42:1076–1089
292 Ouzounov SF, Roza E, Hegt JA, van de Weide G, van Roermund AHM (2006) Analysis and design of high-performance asynchronous sigma delta modulators with binary quantizer. IEEE J Solid-State Circ 41:588–596
Park H, Nam KY, Su DK, Vleugels K, Wooley BA (2009) A 0.7-V 870-μW digital-audio CMOS sigma-delta modulator. IEEE J Solid-State Circ 44:1078–1088
Engelen J, van de Plassche R, Stikoort E, Venes A (1999) A sixth-order continuous-time bandpass sigma-delta modulator for digital radio IF. IEEE J Solid-State Circ 34:1753–1764
Schreier R, Abaskharoun N, Shibata H, Mehr I, Rose S, Paterson D (2006) A 375mW quadrature bandpass delta sigma ADC with 90dB DR and 8.5MHz BW at 44MHz. In: International solid-state circuits conference, digest of technical papers, pp 141–142
Ryckaert J et al (2009) A 2.4GHz Low-Power Sixth-Order RF bandpass SD Converter in CMOS. IEEE J Solid-State Circ 44:2873–2880
289 Harrison J, Nesselroth M, Mamuad R, Behzad A, Adams A, Avery S (2012) An LC bandpass SD ADC with 70dB SNDR over 20MHz bandwidth using CMOS DACs. In: International solid-state circuits conference, digest of technical papers, pp 146–147
Chae H, Jeong J, Manganaro G, Flynn M (2012) A 12mW low-power continuous-time bandpass SD modulator with 58dB SNDR and 24MHz bandwidth at 200MHz IF. In: International solid-state circuits conference, digest of technical papers, pp 148–149
van der Zwan EJ, Philips K, Bastiaansen CAA (2000) A 10.7-MHz IF-to-baseband ΣΔ A/D conversion system for AM/FM radio receivers. IEEE J Solid-State Circ 35:1810–1819
Bergveld HJ, van Kaam KMM, Leenaerts DMW, Philips KJP, Vaassen AWP, Wetzker G (2004) A low-power highly-digitized receiver for 2.4-GHz-band GFSK applications. In: IEEE radio frequency integrated circuits (RFIC) symposium, pp 347–350
283 van Veldhoven RHM (2003) A triple-mode continuous-time ΣΔ modulator with switched-capacitor feedback DAC for a GSM-EDGE/ CDMA2000/UMTS receiver. IEEE J Solid-State Circ 38:2069–2076
Kavusi S, Kakavand H, El Gamal A (2006) On incremental sigma-delta modulation with optimal filtering. IEEE Trans Circ Syst I: Fundam Theor Appl 53:1004–1015
Irons FH (2000) The noise power ratio theory and adc testing. IEEE Trans Instrum Meas 49:659–665
Milor LS (1998) A tutorial introduction to research on analog and mixed-signal circuit testing. IEEE Trans Circ Syst-II 45:1389–1407
Veendrick H (1998) Deep submicron CMOS ICs. Kluwer, Deventer. ISBN: 90-557-612-81 (Revised edition: H. Veendrick, Nanometer CMOS ICs, Springer, Deventer ISBN: 978-1-4020-8332-7, 2008)
Langevelde Rv (2003) RF performance and modeling of CMOS devices. In: Educational sessions workbook of custom integrated circuits conference
Pelgrom MJM, Vertregt M (1997) CMOS technology for mixed signal ICs. Solid-State Electron 41:967–974
Gregor RW (1992) On the relationship between topography and transistor matching in an analog CMOS technology. IEEE Trans Electron Devices 39:275–282
Stathis JH, Zafar S (2006) The negative bias temperature instability in MOS devices: a review. Microelectron Reliab 46:270–286
Hook TB, Brown J, Cottrell P, Adler E, Hoyniak D, Johnson J, Mann R (2003) Lateral ion implant straggle and mask proximity effect. IEEE Trans Electron Devices 50:1946–1951
Drennan P, Kniffin M, Locascio D (2006) Implications of proximity effects for analog design. In: IEEE custom integrated circuits conference, pp 169–176
Bianchi RA, Bouche G, Roux-dit-Buisson O (2002) Accurate modeling of trench isolation induced mechanical stress effects on MOSFET electrical performance. In: Technical digest international electron devices meeting, pp 117–120
Su K-Wi et al (2003) A scaleable model for STI mechanical stress effect on layout dependence of MOS electrical characteristics. In: Proceedings of the IEEE custom integrated circuits conference, pp 245–248
Wils N, Tuinhout HP, Meijer M (2009) Characterization of STI edge effects on CMOS variability. IEEE Trans Semiconductor Manufacturing 22:59–65
Ge L, Adams V, Loiko K, Tekleab D, Bo X-Z, Foisy M, Kolagunta V, Veeraraghavan S (2007) Modeling and simulation of poly-space effects in uniaxially-strained etch stop layer stressors. In: IEEE international SOI conference, pp 25–26
Tuinhout HP, Pelgrom MJM, Penning de Vries R, Vertregt M (1996) Effects of metal coverage on MOSFET matching. In: Technical digest international electron devices meeting, pp 735–739
Tuinhout HP, Bretveld A, Peters WCM (2004) Measuring the span of stress asymmetries on high-precision matched devices. In: International conference on microelectronic test structures, pp 117–122
Tuinhout HP, Vertregt M (2001) Characterization of systematic MOSFET current factor mismatch caused by metal CMP dummy structures. IEEE Trans Semiconductor Manufacturing 14:302–310
Pelgrom MJM, Vertregt M, Tuinhout HP Matching of MOS transistors. MEAD course material, 1998–2009
Lam M-F, Tammineedi A, Geiger R (2001) Current mirror layout strategies for enhancing matching performance. Analog Integr Circ Signal Process 28:9–26
Tuinhout HP, Elzinga H, Brugman JT, Postma F (1994) Accurate capacitor matching measurements using floating-gate test structures. In: IEEE international conference on microelectronic test structures, pp 133–137
Tuinhout HP, van Rossem F, Wils N (2009) High-precision on-wafer backend capacitor mismatch measurements using a benchtop semiconductor characterization system. In: IEEE international conference on microelectronic test structures, pp 3–8
Drennan PG (1999) Diffused resistor mismatch modeling and characterization. In: Bipolar/BiCMOS circuits and technology meeting, pp 27–30
Tuinhout HP, Hoogzaad G, Vertregt M, Roovers R, Erdmann C (2002) Design and characterisation of a high precision resistor ladder test structure. In: IEEE international conference on microelectronic test structures, pp 223–228
Lakshmikumar KR, Hadaway RA, Copeland MA (1986) Characterization and modeling of mismatch in MOS transistors for precision analog design. IEEE J Solid-State Circ 21: 1057–1066
Michael C, Ismail M (1992) Statistical modeling of device mismatch for analog MOS integrated circuits. IEEE J Solid-State Circ 27:154–166
Forti F, Wright ME (1994) Measurement of MOS current mismatch in the weak inversion region. IEEE J Solid-State Circ 29:138–142
Croon JA, Sansen W, Maes HE (2005) Matching properties of deep sub-micron MOS transistors. Springer, Dordrecht, The Netherlands. ISBN: 0-387-24314-3
Tuinhout HP (2003) Improving BiCMOS technologies using BJT parametric mismatch characterisation. In: Bipolar/BiCMOS circuits and technology meeting, pp 163–170
Brown AR, Roy G, Asenov A (2007) Poly-Si-gate-related variability in decananometer MOSFETs with conventional architecture. IEEE Trans Electron Devices 54:3056–3063
Mizuno T, Okamura J, Toriumi A (1994) Experimental study of threshold voltage fluctuation due to statistical variation of channel dopant number in MOSFETs. IEEE Trans Electron Devices 41:2216–2221
Bastos J, Steyaert M, Roovers R, Kinget P, Sansen W, Graindourze B, Pergoot A, Janssens E (1995) Mismatch characterization of small size MOS transistors. In: IEEE international conference on microelectronic test structures, pp 271–276
Stolk PA, Widdershoven FP, Klaassen DBM (1998) Modeling statistical dopant fluctuations in MOS transistors. IEEE Trans Electron Devices 45:1960–1971
Andricciola P, Tuinhout HP (2009) The temperature dependence of mismatch in deep-submicrometer bulk MOSFETs. IEEE Electron Device Lett 30:690–692
Hook TB, Johnson JB, Cathignol A, Cros A, Ghibaudo G (2011) Comment on (channel length and threshold voltage dependence of a transistor mismatch in a 32-nm HKMG technology). IEEE Trans Electron Devices 58:1255–1256
Croon JA, Tuinhout HP, Difrenza R, Knol J, Moonen AJ, Decoutere S, Maes HE, Sansen W (2002) A comparison of extraction techniques for threshold voltage mismatch. In: IEEE international conference on microelectronic test structures, pp 235–240
Tuinhout HP (2005) Electrical characterisation of matched pairs for evaluation of integrated circuit technologies. Ph.D. Thesis Delft University of Technology. (http://repository.tudelft.nl/file/82893/025295)
Takeuchi K, Hane M (2008) Statistical compact model parameter extraction by direct fitting to variations. IEEE Trans Electron Devices 55:1487–1493
Cheng B, Roy S, Asenov A (2007) Statistical compact model parameter extraction strategy for intrinsic parameter fluctuation. In: Grasser T, Selberherr S (eds) Simulation on semiconductor processes and devices. Springer, Wien, pp 301–304
Vertregt M, Scholtens PCS (2004) Assessment of the merits of CMOS technology scaling for analog circuit design. In: 30th European solid-state circuits conference, pp 57–64
Pelgrom MJM (1994) Low-power high-speed A/D conversion. In: 20th European solid-state circuits conference, low-power workshop
Kinget P, Steyaert M (1996) Impact of transistor mismatch on the speed accuracy power trade-off. In: Custom integrated circuits conference
Pelgrom MJM, Tuinhout HP, Vertregt M (1998) Transistor matching in analog CMOS applications. In: International electron devices meeting, pp 915–918
Doorn TS, ter Maten EJW, Croon JA, Di Bucchianico A, Wittich O (2008) Importance sampling Monte Carlo simulations for accurate estimation of SRAM yield. In: 34th European solid-state circuits conference, pp 230–233
Dijkstra E, Nys O, Blumenkrantz E (1995) Low power oversampled A/D converters. In: van de Plassche RJ (ed) Advances in analog circuit design. Kluwer Academic Publishers, Norwell, p 89
Pelgrom MJM (1998) Low-power CMOS data conversion. In: Sanchez-Sinencio E, Andreou A (eds) Low-voltage low-power integrated circutis and systems. IEEE Press, New York. ISBN: 0-7803-3446-9
Walden RH (1999) Analog-to-digital converter survey and analysis. IEEE J Select Areas in Commun 17:539–550
Vittoz E (1995) Low power low-voltage limitations and prospects in analog design. In: van de Plassche RJ (ed) Advances in analog circuit design. Kluwer Academic Publishers, Norwell, p 3
Giotta D, Pessl P, Clara M, Klatzer W, Gaggl R (2004) Low-power 14-bit current steering DAC for ADSL applications in 0.13 μm CMOS. In: European solid-state circuits conference, pp 163–166
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 2013 Springer Science+Business Media, LLC
About this chapter
Cite this chapter
Pelgrom, M.J.M. (2013). Analog-to-Digital Conversion. In: Analog-to-Digital Conversion. Springer, New York, NY. https://doi.org/10.1007/978-1-4614-1371-4_8
Download citation
DOI: https://doi.org/10.1007/978-1-4614-1371-4_8
Published:
Publisher Name: Springer, New York, NY
Print ISBN: 978-1-4614-1370-7
Online ISBN: 978-1-4614-1371-4
eBook Packages: EngineeringEngineering (R0)