Abstract
The FlexRay standard, developed by a cooperation of leading companies in the automotive industry, is a robust communication protocol for distributed components in modern vehicles. In this paper, we present the first timed automata model of its physical layer protocol, and we use automatic verification to prove fault tolerance under several error models and hardware assumptions.
The key challenge in the analysis is that the correctness of the protocol relies on the interplay of the bit-clock alignment mechanism with the precise timing behavior of the underlying asynchronous hardware. We give a general hardware model that is parameterized in low-level timing details such as hold times and propagation delays. Instantiating this model for a realistic design from the Nangate Open Cell Library, and verifying the resulting model using the real-time model checker Uppaal, we show that the communication system meets, and in fact exceeds, the fault-tolerance guarantees claimed in the FlexRay specification.
Access provided by Autonomous University of Puebla. Download to read the full chapter text
Chapter PDF
Similar content being viewed by others
Keywords
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
References
Alkassar, E., Böhm, P., Knapp, S.: Formal correctness of an automotive bus controller implementation at gate-level. In: Kleinjohann, B., Kleinjohann, L., Wolf, W. (eds.) 6th IFIP Working Conference on Distributed and Parallel Embedded Systems (DIPES 2008), International Federation for Information Processing, vol. 271, pp. 57–67. Springer, Heidelberg (2008)
Alur, R., Dill, D.L.: A theory of timed automata. Theo. Comp. Sci. 126(2) (1994)
Behrmann, G., David, A., Larsen, K.G.: A tutorial on uppaal. In: Bernardo, M., Corradini, F. (eds.) SFM-RT 2004. LNCS, vol. 3185, pp. 200–236. Springer, Heidelberg (2004)
Beyer, S., Böhm, P., Gerke, M., Hillebrand, M., Rieden, T.I.d., Knapp, S., Leinenbach, D., Paul, W.J.: Towards the formal verification of lower system layers in automotive systems. In: ICCD ’05: Proceedings of the 2005 International Conference on Computer Design, pp. 317–326. IEEE Computer Society, Los Alamitos (2005)
Bozga, M., Jianmin, H., Maler, O., Yovine, S.: Verification of asynchronous circuits using timed automata. Electr. Notes Theor. Comput. Sci. 65(6) (2002)
Brown, G.M., Pike, L.: Easy parameterized verification of biphase mark and 8N1 protocols. In: Hermanns, H., Palsberg, J. (eds.) TACAS 2006. LNCS, vol. 3920, pp. 58–72. Springer, Heidelberg (2006)
FlexRay Consortium: FlexRay Communications System Protocol Specification Version 2.1 Revision A (2005)
Keller, J., Paul, W.J.: Hardware design: Formaler Entwurf digitaler Schaltungen, vol. 15. Teubner-Texte zur Informatik (1995)
Knapp, S., Paul, W.: Realistic worst case execution time analysis in the context of pervasive system verification. In: Reps, T., Sagiv, M., Bauer, J. (eds.) Wilhelm Festschrift. LNCS, vol. 4444, pp. 53–81. Springer, Heidelberg (2007)
Männer, R.: Metastable states in asynchronous digital systems: Avoidable or unavoidable? Microelectronics Reliability 28(2), 295–307 (1998)
Nangate Inc.: Nangate 45nm Open Cell Library Databook (2009)
Schmaltz, J.: A Formal Model of Clock Domain Crossing and Automated Verification of Time-Triggered Hardware. In: Baumgartner, J., Sheeran, M. (eds.) 7th International Conference on Formal Methods in Computer-Aided Design (FMCAD’07), November 11-14, pp. 223–230. IEEE Press Society, Los Alamitos (2007)
Schmaltz, J.: A formal model of lower system layers. In: Formal Methods in Computer Aided Design (FMCAD’06), pp. 191–192. IEEE Computer Society, Los Alamitos (2006)
Vaandrager, F., Groot, A.d.: Analysis of a biphase mark protocol with Uppaal and PVS. Formal Aspects of Computing Journal 18(4), 433–458 (2006)
Wang, X., Kwiatkowska, M.Z., Theodoropoulos, G.K., Zhang, Q.: Towards a unifying CSP approach to hierarchical verification of asynchronous hardware. Electr. Notes Theo. Comp. Sci. 128(6), 231–246 (2005)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2010 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Gerke, M., Ehlers, R., Finkbeiner, B., Peter, HJ. (2010). Model Checking the FlexRay Physical Layer Protocol. In: Kowalewski, S., Roveri, M. (eds) Formal Methods for Industrial Critical Systems. FMICS 2010. Lecture Notes in Computer Science, vol 6371. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-15898-8_9
Download citation
DOI: https://doi.org/10.1007/978-3-642-15898-8_9
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-15897-1
Online ISBN: 978-3-642-15898-8
eBook Packages: Computer ScienceComputer Science (R0)