Abstract
Performance monitoring hardware is available on most modern microprocessors in the form of hardware counters and other registers that record data about processor events. This hardware may be used in counting mode, in which aggregate events counts are accumulated, and/or in sampling mode, in which time-based or event-based sampling is used to collect profiling data. This paper discusses uses of these two modes and considers the issues of efficiency and accuracy raised by each. Implications for the PAPI cross-platform hardware counter interface are also discussed.
Chapter PDF
Similar content being viewed by others
Keywords
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
References
Browne, S., Dongarra, J., Garner, N., Ho, G., Mucci, P.: A Portable Programming Interface for Performance Evaluation on Modern Processors. International Journal of High Performance Computing Applications 14:3 (Fall 2000) 189–204.
Browne, S., Dongarra, J., Garner, N. London, K., Mucci, P.: A Scalable Cross-Platform Infrastructure for Application Performance Optimization Using Hardware Counters. SC’2000. Dallas, Texas. November, 2000.
Buck, B., Hollingsworth, J.K.: Using Hardware Performance Monitors to Isolate Memory Bottlenecks. SC’2000. Dallas, Texas. November, 2000.
Burger, D., Austin, T. M.: The SimpleScalar Tool Set, Version 2.0. University of Wisconsin-Madison Computer Sciences Department Technical Report 1942. June, 1997. http://www.cs.wisc.edu/~mscalar/simplescalar.html
Dean, J., Hicks, J., Waldspurger, C. A., Weihl, W. E., Chrysos, G.: ProfileMe: Hardware Support for Instruction-Level Profiling on Out-of-Order Processors. 30th Symposium on Microarchitecture (Micro-30). December, 1997.
Dean, J., Waldspurger, C. A., Weihl, W. E.: Transparent, Low-Overhead Profiling on Modern Processors. Workshop on Profile and Feedback-Directed Compilation. Paris, France. October, 1998.
Intel IA-64 Architecture Software Developer’s Manual, Volume 4: Itanium Processor Programmer’s Guide. Intel, July 2000. http://developer.intel.com/
Korn, W., Teller, P., Castillo, G.: Just how accurate are performance counters? 20th IEEE International Performance, Computing, and Communications Conference. Phoenix, Arizona. April, 2001.
PCL-the Performance Counter Library: http://www.kfa-juelich.de/zam/PCL/
Parallel Tools Consortium: http://www.ptools.org/
Pressel, D.: Envelope: A New Approach to Performance Prediction. Department of Defense HPC Users Group Conference. Biloxi, Mississippi. June, 2001.
Origin 2000 and Onyx2 Performance Tuning and Optimization Guide. SGI Docu-ment number 007-3430-003. July, 2001. http://techpubs.sgi.com/
Snavely, A., Wolter, N., Carrington, L.: Modeling Application Performance by Convolving Machine Signatures with Application Profiles. IEEE 4th Annual Workshop on Workload Characterization. Austin, Texas. December, 2001.
The Visual Profiler: http://aros.ca.sandia.gov/~cljanss/perf/vprof/
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2002 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Moore, S.V. (2002). A Comparison of Counting and Sampling Modes of Using Performance Monitoring Hardware. In: Sloot, P.M.A., Hoekstra, A.G., Tan, C.J.K., Dongarra, J.J. (eds) Computational Science — ICCS 2002. ICCS 2002. Lecture Notes in Computer Science, vol 2330. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-46080-2_95
Download citation
DOI: https://doi.org/10.1007/3-540-46080-2_95
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-43593-8
Online ISBN: 978-3-540-46080-0
eBook Packages: Springer Book Archive