Frontiers of Information Technology & Electronic Engineering www.jzus.zju.edu.cn; engineering.cae.cn; www.springerlink.com ISSN 2095-9184 (print); ISSN 2095-9230 (online) E-mail: jzus@zju.edu.cn



Introducing scalable 1-bit full adders for designing quantum-dot cellular automata arithmetic circuits

Hamideh KHAJEHNASIR-JAHROMI, Pooya TORKZADEH[‡], Massoud DOUSTI

Department of Electrical and Computer Engineering, Science and Research Branch, Islamic Azad University, Tehran 1477893855, Iran E-mail: h.khajehnasir@srbiau.ac.ir; p-torkzadeh@srbiau.ac.ir; m_dousti@srbiau.ac.ir Received June 17, 2021; Revision accepted Sept. 30, 2021; Crosschecked Jan. 28, 2022

Abstract: Designing logic circuits using complementary metal-oxide-semiconductor (CMOS) technology at the nano scale has been faced with various challenges recently. Undesirable leakage currents, the short-effect channel, and high energy dissipation are some of the concerns. Quantum-dot cellular automata (QCA) represent an appropriate alternative for possible CMOS replacement in the future because it consumes an insignificant amount of energy compared to the standard CMOS. The key point of designing arithmetic circuits is based on the structure of a 1-bit full adder. A low-complexity full adder block is beneficial for developing various intricate structures. This paper represents scalable 1-bit QCA full adder structures based on cell interaction. Our proposed full adders encompass preference aspects of QCA design, such as a low number of cells used, low latency, and small area occupation. Also, the proposed structures have been expanded to larger circuits, including a 4-bit ripple carry adder (RCA), a 4-bit ripple borrow subtractor (RBS), an add/sub circuit, and a 2-bit array multiplier. All designs were simulated and verified using QCA Designer-E version 2.2. This tool can estimate the energy dissipation as well as evaluate the performance of the circuits. Simulation results showed that the proposed designs are efficient in complexity, area, latency, cost, and energy dissipation.

Key words: Quantum-dot cellular automata (QCA); Full adder; Ripple carry adder (RCA); Add/sub circuit; Multiplierhttps://doi.org/10.1631/FITEE.2100287CLC number: TN79

1 Introduction

Nanotechnology has made a lot of progress in the field of integrated circuit fabrication. Many innovative methods and technologies have been engendered. All have specific advantages (Song et al., 2020). The process of scaling down the feature size of transistors in standard complementary metal-oxide-semiconductor (CMOS) technology has become more arduous in the last few years. Deep sub-micron undesirable responses in CMOS make alternative solutions more attractive (Navidi et al., 2021).

Quantum-dot cellular automata (QCA) are wellknown. Their remarkable energy consumption compared to the standard CMOS is of great interest (Das and De, 2017). QCA circuits consist of some cells containing four quantum dots with a pair of electrons (Lent et al., 1993). The electrons in a single cell circulate quickly through the dots. According to the Coulomb repulsion between these charges, the QCA cell can be polarized to two values (P=+1 and P=-1). The cell polarization P=+1 is encoded as binary 1 (logic 1) and P=-1 is encoded as binary 0 (logic 0) (Cesar et al., 2020).

Data transfer in QCA is the responsibility of the clock. The clocking scheme includes four clock signals, and each consists of four phases, namely switch, hold, release, and relax (Singh et al., 2018). These four phases have a difference of 90° from each other. In the switch phase, the potential barriers inside cells

1264

[‡]Corresponding author

ORCID: Hamideh KHAJEHNASIR-JAHROMI, https://orcid.org/ 0000-0003-3331-5693; Pooya TORKZADEH, https://orcid.org/0000-0003-1646-7054; Massoud DOUSTI, https://orcid.org/0000-0003-2884-7062

[©] Zhejiang University Press 2022

are raised. Thus, the cells become polarized. In the hold phase, the barriers are held high. Thereupon, the cells get a determined polarization. In this case, each cell affects its neighborhoods' polarity. Unlike the switch phase, cell barriers are lowered in the release phase. Therefore, in the fourth and final phase (relax), the barriers are at their lowest possible level (Debnath et al., 2019). Fig. 1 shows a QCA clocking scheme.



Fig. 1 QCA clocking scheme

The QCA's superiorities are the operating speed at the order of THz, high device density, ultra-low energy dissipation, and considerable flexibility for scaling down the minimum cell size to the dimensions of atoms (molecular implementation) (Blair, 2019).

A full adder is a rudimentary element of arithmetic systems. Designing an optimized full adder structure is essential for designing related intricate circuits because full adders are used extensively in larger circuits, such as multipliers. Also, adder and subtractor circuits with more entry bits need more full adder blocks in their structures.

This paper illustrates 1-bit full adders based on the interactions between QCA cells. The proposed full adders have low energy dissipation, low latency, little area usage, and low complexity (small number of cells used) compared with existing ones. We have used these structures in larger circuits, including a 4-bit ripple carry adder, a 4-bit ripple borrow subtractor, and an add/sub circuit. Finally, a 2-bit array multiplier has been designed using the proposed adder structure.

2 Background

2.1 QCA design basics

The design of QCA circuits is based on several basic structures. The QCA wiring is a primary part of each design. By putting together multiple cells in the horizontal/vertical direction, a wire will be formed. Data flows from the beginning of the wire to the end by the interaction of adjacent cells. There are two types of wiring, i.e., 90° and 45° (Xiao et al., 2012). As shown in Fig. 2, the data flows the entire 90° wire without changing the applied polarization at the beginning of the wire. However, the second type, which is known as the inverter chain, reverses the input polarity in an even number of cells. Fig. 3 shows two ways of constructing an inverter gate.



Fig. 2 Two types of wire in QCA: (a) 90°; (b) 45°



Fig. 3 QCA inverter forms

The last basic structure is the majority gate that is indispensable in almost every QCA circuit design. The majority gate depicts the most applied input polarity in its output cell. The Boolean equation of the 3-input majority gate is

$$\mathcal{M}(A,B,C) = AB + BC + AC. \tag{1}$$

By applying a fixed polarization -1/+1 to one of the majority gate's inputs, the gate transforms to AND/OR gates. Fig. 4 shows a 3-input majority gate.



Fig. 4 The 3-input majority gate

There are three ways to cross two separate wires. The first way is to use 90° and 45° wires together, which is called coplanar crossover. The second way is to use more than a layer for crossing multiple wires. This method is multi-layer crossover. The third way is to pass two wires with a difference of two clock zones from each other at the intersection (logical crossover). Fig. 5 shows these three types of crossover in QCA designs.



Fig. 5 Three types of crossover in QCA: (a) coplanar crossover; (b) multi-layer crossover; (c) logical crossing

2.2 Overview of full adder designs

The full adder is a digital arithmetic block with three input variables (A, B, C_{in}) and two outputs (Sum, C_{out}). The summation of input variables results in the outputs (Babaie et al., 2019). The C_{in} is quoting from the previous adder. The adder without C_{in} as input is called a half adder. Output functions are expressed by Eqs. (2) and (3), where M is the 3-input majority gate. Fig. 6 shows the logical diagram of a 1-bit full adder block.

$$Sum = A \oplus B \oplus C_{in}, \qquad (2)$$

$$C_{\text{out}} = AB + C_{\text{in}}(A \oplus B) = \mathcal{M}(A, B, C_{\text{in}}).$$
(3)



Fig. 6 Logical diagram of a 1-bit full adder block

A half subtractor can be constructed from a full adder if the second operand (second input's digits) are inverted and the carry input is set to 1. Indeed, the subtractor is the sum of the first operand and the second two's-complement operand. The output function can be attained by Eq. (4):

$$F = A + \overline{B} + 1. \tag{4}$$

Various new QCA designs have been presented for the 1-bit full adder. These designs can be classified into single-layer and multi-layer types (Mohammadi et al., 2016; Seyedi and Navimipour, 2018; Adelnia and Rezai, 2019; Heikalabad et al., 2020; Hasani and Navimipour, 2021). Layouts are designed in three QCA layers. Sasamal et al. (2018) and Erniyazov and Jeon (2019) used coplanar crossovers in their designs plus shifted (translated) some cells horizontally. In Ahmadpour et al. (2018) and Arani and Rezai (2018)'s layouts, some cells were also shifted. Shifting cells horizontally/vertically in the QCA layout is not a recomended approach. It increases the chance of a displacement fault. Gassoumi et al. (2021) and Salimzadeh and Heikalabad (2021) have

1266

lowered the number of cells, but the simulation results showed that their outputs-signal strength is weak. Maharaj and Muthurathinam (2020) provided a novel design and used very few cells. However, the simulation results showed that its outputs unwantedly rise and fall at some of the edges.

3 Proposed QCA combinational logic circuits

In this section, the architecture of our proposed structures will be clarified. All designs, including the QCA layouts and inputs/outputs waveform, were validated by the QCA Designer-E version 2.2 (an extension of the QCA Designer version 2.0.3 of Walus et al. (2004)). In the QCA Designer-E designs, green, purple, cyan, and white cells represent the clock zones 0, 1, 2, and 3, respectively. The coherence vector (w/Energy) simulation engine was used to simulate the designs.

3.1 One-bit full adder

Fig. 7 shows our low-complexity 1-bit full adder layouts. This structure is designed on a single layer. To present a half adder using the proposed full adder, the polarization of C_{in} must be set to -1. As Fig. 6 illustrates, our proposed full adder consists of two gates, i.e., a majority and an XOR. Physical verification has been performed to ensure the correct operation of the XOR gate. For this purpose, the external electrostatic energies between the output cell and the others (kink energies) are calculated. It has been done by applying all possible combinations of inputs for the XOR gate. Here, an example is offered to illustrate that the gate works correctly. It has been assumed that the polarization of inputs A, B, and C_{in} is -1, 1, and -1, respectively. The interaction between cells (kink energy) can be obtained from Eq. (5). Then, the summation of kink energies (total electrostatic energy) $U_{\rm T}$ can be achieved from Eq. (6).

$$U_{ij} = \frac{1}{4\pi\varepsilon_0\varepsilon_r} \frac{q_i q_j}{d_{ij}} = \frac{kq_i q_j}{d_{ij}},$$
 (5)

$$U_{\rm T} = U_{\rm Tx} + U_{\rm Ty} = \sum_{i=1}^{n} U_{ix} + \sum_{i=1}^{n} U_{iy}.$$
 (6)

 ε_0 and ε_r are vacuum and substance relative permittivity coefficients, respectively. q_i and q_j are the electron charges of dots in a cell, and d_{ij} is the space between these two dots. The energy must be calculated for all adjacent cells. The stable state is then defined clearly; i.e., it is the lowest summed energy obtained between the two output states. Fig. 8 shows two cases for the output cell with different polarization. The calculation of kink energies for both positions is tabulated in Table 1. By comparing the calculation results in these two cases, it can be concluded that the electrons inside the output cell will be located in position Fig. 8a because of the lower kink energy in contrast with that of Fig. 8b. Therefore, the output cell shows the binary value 1, which is the correct value.

The first proposed full adder has low complexity and area usage. Although one of its inputs is located at the center of the circuit, it can be used in multi-layer concepts with higher scalability and connectivity. The second and third proposed full adders are designed to be fully scalable. Their inputs and outputs are located around the circuit. The full adder 2 is built without any crossover. In the following, we use these structures in more complicated circuits.

3.2 Add/Sub circuit

The add/sub circuit is a combinational logic circuit that can sum or subtract two *n*-bit numbers by setting a value (0 or 1) for the selector pin. Fig. 9 shows our proposed add/sub QCA circuits. The circuit is transformed to a half subtractor or a half adder by setting the mode (M) pin polarization to +1 or -1, respectively.

3.3 Four-bit ripple carry adder

The structure of the ripple carry adder is based on cascading multiple 1-bit full adders. So, an adder with a higher number of input bits will be acquired. The C_{out} of each full adder block is the C_{in} of the next stage. If the C_{in} gets ignored at the first stage, the first full adder can be substituted with a half adder. So, the circuit sums two 4-bit numbers and displays the summation in 5 bits. Fig. 10 shows our proposed 4-bit ripple carry adders.

3.4 Four-bit ripple borrow subtractor

The structure base of the ripple borrow subtractor is the same as that of the ripple carry adder. As mentioned above, a full adder block and a NOT gate are















Fig. 7 Proposed 1-bit full adders: (a) full adder 1 QCA layout; (b) full adder 1 simulation results; (c) full adder 2 QCA layout; (d) full adder 2 simulation results; (e) full adder 3 QCA layout; (f) full adder 3 simulation results



Fig. 8 Cells polarization in a case where the inputs (A, B,and C_{in}) are (-1, 1, and -1) by considering the output cell which shows 1 (a) and the output cell which shows -1 (b)

used to construct a subtractor. Fig. 11 shows our proposed 4-bit ripple borrow subtractors.

3.5 Two-bit array multiplier

An array multiplier is a combinational logic circuit used for multiplying two binary numbers by employing an array of AND gates and adders. Figs. 12 and 13 show the proposed 2-bit array multiplier structures and its simulation results, respectively. This circuit was designed on a single layer without any crossover.

4 Simulation and comparison results

In this section, the simulation results and energy dissipation for all proposed circuits are displayed. Also, our proposed full adder structure is compared with the most recent works.

4.1 Performance evaluation

Tables 2 and 3 show simulation setup parameters and performance evaluation of the proposed designs, respectively. The coherence vector (w/Energy) simulation engine allows designers to consider their system's energy dissipation. In the software QCA Designer-E version 2.2, Sum_bath and Avg_bath are the summation and average energies conceded to the bath within the complete simulation, respectively. Sum_clk and Avg_clk are the summation and average energies moved to/from the clock within the all-over simulation process, respectively (Abdullah-Al-Shafi and Bahar, 2018). More explanations about these energies and how they can be calculated were described in Walus et al. (2004).

4.2 Comparison results

There are two cost functions to evaluate QCA designs. One of the cost metrics is based only on the occupied area (A) and delay (T) with no consideration about the number of fundamental gates (majority and NOT gates) in the circuit. Eq. (7) shows this cost metric (Liu et al., 2014). The other metric is based on the numbers of inverters and majority gates. The crossover is important in this metric. Eq. (8) shows this cost metric which shows greater efficiency in QCA designs. In this metric, M, I, and C stand for the numbers of majority gates, inverters, and crossovers, respectively. T indicates the delay of the circuit, and k, l, p are the exponential weightings (Liu et al., 2014).

Table 1 Physical verification for Fig. 8: kink energies between adjacent cell electrons (e_1 to e_{20}) and output cell electrons (x and y)

Case	Applied kink energy to <i>x</i> electron (J)	Applied kink energy to y electron (J)	Total (J)
Fig. 8a	16.773e-20	14.791e-20	31.564e-20
Fig. 8b	17.210e-20	14.952e-20	32.162e-20



Fig. 9 Proposed 1-bit add/sub circuit: (a) logical diagram; (b) QCA layout 1; (c) QCA layout 2; (d) QCA layout 3

$$Cost = A \times T^2, \tag{7}$$

$$Cost = (M^k + I + C^l) \times T^p.$$
(8)

Table 4 shows the comparison between our proposed 1-bit full adder and recent ones. Only the single-layer-schematic designs without any rotating or shifting cells have been considered in this comparison.

Scalability and connectivity are important factors in designing extendable QCA circuits. The location of applying inputs should not disarrange the design architecture in larger circuits. All the inputs and outputs should be located around the circuit to make them easier to access, unless using them in multi-layer concepts. The designs whose inputs and outputs are located around the circuit are marked as scalable in Table 4.

Each clock zone should be configured with at least two cells to have stable and robust connectivity. The designs that have accounted for this point in their architecture are distinguished in Table 4.

All designs have been evaluated by both forms of cost metrics defined above. The exponential weightings (k, l, p) are considered to be (2, 2, 2), as was introduced in Liu et al. (2014).

The simulation results reveal that our circuits are superior in many aspects such as scalability, connectivity, complexity (cell count), area usage, delay (clock cycles), and energy dissipation. Also, in our

1270



Fig. 10 Proposed 4-bit ripple carry adder: (a) logical diagram; (b) QCA layout 1; (c) QCA layout 2





Fig. 11 Proposed 4-bit ripple borrow subtractor structures: (a) QCA layout 1; (b) QCA layout 2



Fig. 12 Proposed 2-bit array multiplier structures: (a) logical diagram; (b) QCA layout

	0	500,		1, 1000	1250	, 1150P	1.1. 1750	1.1. 2000	1, 2250, 1, 1	2500	2750
max: 1.00e+000	***************	***************	****			7	************	***************			
A0	**************										
	10	1500.	1750.	11000	11250	11500			12250	12500	12750
man 1 00a - 000				1,11000,11,1		11408.1.1		1	1, 14, 1, 1, 1		
B1											
min: -1.00e+000						_					
	0	1.1.1. 500,	1, 1750	1. 1000	1250	, 1500	1.1. 1750	1.1. 2000	1, 2250, 1, 1	1, 2500, 1,	1.1. 275p.1.1.1.
max: 1.00e+000						1					
min: -1.00e+000											
	0	1	1750	1. 11000		. 11500	1.1.11750	1.1.12000.1.1.	1. 12250	12500	
max: 1.00e+000					***			****		1	
A1	·										
min: -1.00e+000			Lange Land and								
	0, 1, 1, 1, 1, 1, 250		1,1,1750,,1,1,1	1, 1000, 1, 1	1250	1500	1,1,1750,1,	1,1,2000,1,1,1	1, 2250, 1, 1	2500	1.1.1.12750.1.1.1.1.
max: 9.53e-001						ПП					
min: -9.53e-001											
	0	1,1,1,1,1500,	1750	1. 1000	1250	, 11500	1.1. 1750	1.1. 2000.1.1.	1, 2250, 1, 1	1, 2500	1.1. 2750
max: 9.53e-001	TIT	n nr		TTT			MMM		7		
P1	- Bay - part - back - ba				TITT	TT			de la participa de la construcción de la construcci	a alaand a alaanii a ah	1111111
11111 31332 001	10 1250	Ison	1750	11000	11250	11500	11750	12000	12250	12500	- J L L L L L L L L L-
may: 0.04e-001				1.1.0		- 11/0P. 1.					
P2	- Large de Latert	┹╌┖┹╌┖┯	- p-d-L-p-p-d								
min: -9.93e-001											
	0	1.1.1. 500,		1. 1000	1, 1, 1250, 1, 1, 1	, 150p	1,1,1750,1,	1.1.2000.1.1.	1, 2250, 1, 1	2500	1.1.2750.1.1.1.
max: 9.65e-001											
min: -9.95e-001	mmm	mm	nnn	TTTT		1	TTTT	TITI	TIT	777	
1	The second s	T									

Fig. 13 Simulation results of the proposed 2-bit array multiplier

 Table 2
 The simulation setup parameters

Parameter Value		Parameter	Value	
Cell width (nm)	18.00	Total simulation time (s)	5.00e-011	
Cell height (nm)	18.00	Clock high (J)	9.80e-022	
Dot diameter (nm)	5.00	Clock low (J)	3.80e-023	
Temperature (K)	1.00	Clock shift	0.00	
Relaxation time (s)	1.00e-015	Clock slope Gauss (s)	1.00e-012	
Clock period (s)	4.00e-012	Radius of effect (nm)	80.00	
Input period (s)	4.00e-012	Relative permittivity	12.90	
Time step (s)	1.00e-016	Calculation method	Euler method	

Desgin	Number of cells	Delay (c.c)	Area (μm^2)	Sum_bath (eV)	Avg_bath (eV)	Sum_clk (eV)	$Avg_clk~(eV)$
1-bit full adder 1	21	0.5	0.01	2.06e-2	1.87e-3	7.52e-4	6.83e-5
1-bit full adder 2	55	1	0.05	3.39e-2	3.09e-3	-1.72e-2	-1.60e-3
1-bit full adder 3	46	1	0.04	2.73e-2	2.48e-3	-2.80e-3	-2.55e-4
1-bit add/sub 1	53	1	0.04	3.15e-2	2.86e-3	-8.70e-3	-7.90e-4
1-bit add/sub 2	93	1.5	0.13	4.93e-2	4.48e-3	-2.96e-2	-2.70e-3
1-bit add/sub 3	83	1.5	0.11	3.90e-2	3.55e-3	-1.71e-2	-1.60e-3
4-bit RCA 1	331	3.5	0.38	1.44e-1	1.31e-2	-1.01e-1	-9.20e-3
4-bit RCA 2	309	3.5	0.44	1.14e-1	1.03e-2	-6.79e-2	-6.20e-3
4-bit RBS 1	332	3.5	0.38	9.83e-2	8.93e-3	-7.32e-2	-6.70e-3
4-bit RBS 2	310	3.5	0.44	9.02e-2	8.20e-3	-5.23e-2	-4.80e-3
2-bit array multiplier	145	1.75	0.14	6.28e-2	5.71e-3	-2.53e-2	-2.30e-3

Table 3 Performance evaluation of the proposed designs

RCA: ripple carry addrer; RBS: ripple borrow subtractor; (c.c): clock cycles

Table 4 Comparison of 1-bit QCA full adder designs

Defense	Number	Delay	Area	Total energy	Constant	Caalability	Connectivity	Cost	Cost
Kelerence	of cells	(c.c)	(μm^2)	dissipation (eV)	Crossover	Scalability		Eq. (7)	Eq. (8)
Abdullah-Al-Shafi and	28	0.5	0.02	2.10e-2	Not required	×	\checkmark	0.005	3.25
Bahar, 2018									
Balali and Rezai, 2018	39	1	0.04	3.51e-2	Logical crossing	\checkmark	×	0.04	11
Heikalabad et al., 2018	41	1	0.03	3.48e-2	Not required	\checkmark	×	0.03	51
Babaie et al., 2019	26	0.5	0.03	2.45e-2	Not required	×	\checkmark	0.007	3.25
Mosleh, 2019	30	0.75	0.03	2.20e-2	Not required	×	×	0.016	7.312
Wang and Xie, 2019	45	1	0.05	2.53e-2	Not required	×	×	0.05	27
Majeed et al., 2020	37	0.75	0.04	2.23e-2	Not required	×	\checkmark	0.022	6.178
Safoev and Jeon, 2020	56	1	0.05	2.72e-2	Logical crossing	×	\checkmark	0.05	14
Wang and Xie, 2020	60	1	0.06	2.60e-2	Not required	×	×	0.06	53
Joy et al., 2021	61	1	0.06	2.93e-2	Not required	×	×	0.06	8
This paper (Proposed 1)	21	0.5	0.01	2.06e-2	Not required	×	\checkmark	0.002	3.25
This paper (Proposed 2)	55	1	0.05	3.39e-2	Not required	\checkmark	\checkmark	0.05	55
This paper (Proposed 3)	46	1	0.04	2.73e-2	Logical crossing	\checkmark	\checkmark	0.04	30

proposed circuits, outputs are designed in a single clock signal. This is an important issue in extended parallel-circuit design.

5 Conclusions

In this paper, we present optimal 1-bit QCA full adders. The proposed full adders are designed on a single layer with no rotated or shifted cells. One of our proposed 1-bit full adders is constructed out of 21 QCA cells with 0.5 clock cycle latency. The total occupied area and the energy dissipation are 0.01 μ m²

and 2.06e-2 eV, respectively. The others are designed to be fully scalable. Our full adders are compared with the most recent ones, and the results indicate their superiority. We have also designed other relevant arithmetic circuits. The 1-bit add/sub, 4-bit ripple carry adder, 4-bit ripple borrow subtractor, and 2-bit array multiplier are proposed and simulated.

Contributors

Hamideh KHAJEHNASIR-JAHROMI and Pooya TORK-ZADEH designed the research. Hamideh KHAJEHNASIR-JAHROMI processed the data and drafted the paper. Pooya TORKZADEH helped organize the paper. Pooya TORKZA-DEH and Massoud DOUSTI revised and finalized the paper.

Compliance with ethics guidelines

Hamideh KHAJEHNASIR-JAHROMI, Pooya TORKZA-DEH, and Massoud DOUSTI declare that they have no conflict of interest.

References

Abdullah-Al-Shafi, Bahar AN, 2018. An architecture of 2dimensional 4-dot 2-electron QCA full adder and subtractor with energy dissipation study. *Act Pass Electron Compon*, 2018:5062960.

https://doi.org/10.1155/2018/5062960

Adelnia Y, Rezai A, 2019. A novel adder circuit design in quantum-dot cellular automata technology. Int J Theor Phys, 58(1):184-200.

https://doi.org/10.1007/s10773-018-3922-0

Ahmadpour SS, Mosleh M, Heikalabad SR, 2018. A revolution in nanostructure designs by proposing a novel QCA full-adder based on optimized 3-input XOR. *Phys B Condens Matter*, 550:383-392.

https://doi.org/10.1016/j.physb.2018.09.029

- Arani IE, Rezai A, 2018. Novel circuit design of serial-parallel multiplier in quantum-dot cellular automata technology. *J Comput Electron*, 17(4):1771-1779. https://doi.org/10.1007/s10825-018-1220-y
- Babaie S, Sadoghifar A, Bahar AN, 2019. Design of an efficient multilayer arithmetic logic unit in quantum-dot cellular automata (QCA). *IEEE Trans Circ Syst II Expr Briefs*, 66(6):963-967. https://doi.org/10.1109/TCSII.2018.2873797

Balali M, Rezai A, 2018. Design of low-complexity and highspeed coplanar four-bit ripple carry adder in QCA technology. *Int J Theor Phys*, 57(7):1948-1960. https://doi.org/10.1007/s10773-018-3720-8

- Blair E, 2019. Electric-field inputs for molecular quantum-dot cellular automata circuits. *IEEE Trans Nanotechnol*, 18: 453-460. https://doi.org/10.1109/TNANO.2019.2910823
- Cesar TF, Vieira LFM, Vieira MAM, et al., 2020. Cellular automata-based byte error correction in QCA. *Nano Commun Netw*, 23:100278.

https://doi.org/10.1016/j.nancom.2019.100278

Das JC, De D, 2017. Reversible binary subtractor design using quantum dot-cellular automata. Front Inform Technol Electron Eng, 18(9):1416-1429. https://doi.org/10.1631/FITEE.1600999

Debnath B, Das JC, De D, 2019. Nanoscale cryptographic

- architecture design using quantum-dot cellular automata. Front Inform Technol Electron Eng, 20(11):1578-1586. https://doi.org/10.1631/FITEE.1800458
- Erniyazov S, Jeon JC, 2019. Carry save adder and carry look ahead adder using inverter chain based coplanar QCA full adder for low energy dissipation. *Microelectron Eng*, 211:37-43. https://doi.org/10.1016/j.mee.2019.03.015
- Gassoumi I, Touil L, Mtibaa A, 2021. An efficient design of QCA full-adder-subtractor with low power dissipation. J Electr Comput Eng, 2021:8856399.

https://doi.org/10.1155/2021/8856399

Hasani B, Navimipour NJ, 2021. A new design of a carry-save adder based on quantum-dot cellular automata. *Iran J Sci*

Technol Trans Electr Eng, 45(3):993-999. https://doi.org/10.1007/s40998-020-00395-5

- Heikalabad SR, Asfestani MN, Hosseinzadeh M, 2018. A full adder structure without cross-wiring in quantum-dot cellular automata with energy dissipation analysis. J Supercomput, 74(5):1994-2005. https://doi.org/10.1007/s11227-017-2206-4
- Heikalabad SR, Salimzadeh F, Barughi YZ, 2020. A unique three-layer full adder in quantum-dot cellular automata. *Comput Electr Eng*, 86:106735. https://doi.org/10.1016/j.compeleceng.2020.106735

Joy UB, Chakraborty S, Tasnim S, et al., 2021. Design of an area efficient quantum dot cellular automata based full adder cell having low latency. 2nd Int Conf on Robotics,

- Electrical and Signal Processing Techniques, p.689-693. https://doi.org/10.1109/ICREST51555.2021.9331135
- Lent CS, Tougaw PD, Porod W, et al., 1993. Quantum cellular automata. *Nanotechnology*, 4(1):49. https://doi.org/10.1088/0957-4484/4/1/004
- Liu WQ, Lu L, O'Neill M, et al., 2014. A first step toward cost functions for quantum-dot cellular automata designs. *IEEE Trans Nanotechnol*, 13(3):476-487. https://doi.org/10.1109/TNANO.2014.2306754
- Maharaj J, Muthurathinam S, 2020. Effective RCA design using quantum dot cellular automata. *Microprocess Microsyst*, 73:102964.

https://doi.org/10.1016/j.micpro.2019.102964

- Majeed AH, Zainal MSB, Alkaldy E, et al., 2020. Full adder circuit design with novel lower complexity XOR gate in QCA technology. *Trans Electr Electron Mater*, 21(2):198-207. https://doi.org/10.1007/s42341-019-00166-y
- Mohammadi M, Mohammadi M, Gorgin S, 2016. An efficient design of full adder in quantum-dot cellular automata (QCA) technology. *Microelectron J*, 50:35-43. https://doi.org/10.1016/j.mejo.2016.02.004
- Mosleh M, 2019. A novel full adder/subtractor in quantum-dot cellular automata. *Int J Theor Phys*, 58(1):221-246. https://doi.org/10.1007/s10773-018-3925-x
- Navidi A, Sabbaghi-Nadooshan R, Dousti M, 2021. A creative concept for designing and simulating quaternary logic gates in quantum-dot cellular automata. *Front Inform Technol Electron Eng*, 22(11):1541-1550. https://doi.org/10.1631/FITEE.2000590
- Safoev N, Jeon JC, 2020. Design of high-performance QCA incrementer/decrementer circuit based on adder/subtractor methodology. *Microprocess Microsyst*, 72:102927. https://doi.org/10.1016/j.micpro.2019.102927
- Salimzadeh F, Heikalabad SR, 2021. A full adder structure with a unique XNOR gate based on Coulomb interaction in QCA nanotechnology. *Opt Quant Electron*, 53(8):479. https://doi.org/10.1007/s11082-021-03127-z
- Sasamal TN, Singh AK, Ghanekar U, 2018. Efficient design of coplanar ripple carry adder in QCA. *IET Circ Dev* Syst, 12(5):594-605.

https://doi.org/10.1049/iet-cds.2018.0020

Seyedi S, Navimipour NJ, 2018. An optimized design of full adder based on nanoscale quantum-dot cellular automata. *Optik*, 158:243-256. https://doi.org/10.1016/j.ijleo.2017.12.062

- Singh G, Raj B, Sarin RK, 2018. Fault-tolerant design and analysis of QCA-based circuits. *IET Circ Dev Syst*, 12(5): 638-644. https://doi.org/10.1049/iet-cds.2017.0505
- Song ZX, Xie GJ, Cheng X, et al., 2020. An ultra-low cost multilayer RAM in quantum-dot cellular automata. *IEEE Trans Circ Syst II Expr Briefs*, 67(12):3397-3401. https://doi.org/10.1109/TCSII.2020.2988046
- Walus K, Dysart TJ, Jullien GA, et al., 2004. QCADesigner: a rapid design and simulation tool for quantum-dot cellular automata. *IEEE Trans Nanotechnol*, 3(1):26-31. https://doi.org/10.1109/TNANO.2003.820815
- Wang L, Xie GJ, 2019. A power-efficient single layer full adder design in field-coupled QCA nanocomputing. Int J Theor Phys, 58(7):2303-2319. https://doi.org/10.1007/s10773-019-04121-8
- Wang L, Xie GJ, 2020. A novel XOR/XNOR structure for modular design of QCA circuits. *IEEE Trans Circ Syst II Expr Briefs*, 67(12):3327-3331. https://doi.org/10.1109/TCSII.2020.2989496
- Xiao LR, Chen XX, Ying SY, 2012. Design of dual-edge triggered flip-flops based on quantum-dot cellular automata. *J Zhejiang Univ-Sci C (Comput & Electron)*, 13(5):385-392. https://doi.org/10.1631/jzus.C1100287