




Design and implementation of arrhythmic ECG signals for biomedical engineering applications on FPGA

F. Karataş¹, İ. Koyuncu², M. Tuna³, M. Alçın⁴, E. Avcioglu^{5,a} , and A. Akgül⁶

¹ Graduate School of Natural and Applied Sciences, Afyon Kocatepe University, 03200 Afyon, Turkey

² Department of Electrical and Electronics Engineering, Afyon Kocatepe University, 03200 Afyon, Turkey

³ Department of Electrical, Technical Sciences Vocational School, Kırklareli University, 39000 Kırklareli, Turkey

⁴ Department of Mechatronics, Afyon Kocatepe University, 03200 Afyon, Turkey

⁵ Department of Mechanical Engineering, Faculty of Engineering, Hitit University, 19030 Corum, Turkey

⁶ Department of Computer Engineering, Faculty of Engineering, Hitit University, 19030 Corum, Turkey

Received 30 June 2021 / Accepted 30 October 2021 / Published online 25 November 2021

© The Author(s), under exclusive licence to EDP Sciences, Springer-Verlag GmbH Germany, part of Springer Nature 2021

Abstract In this study, eight arrhythmic ECG signals from vital signals [sinus tachycardia, supraventricular tachycardia, premature ventricular complex (PVC), atrial fibrillation, AV block: 3rd degree, ventricular fibrillation, sinus bradycardia, first-degree AV block] were designed mathematically, and then modelled on FPGA by VHDL and Xilinx-Vivado software. The mathematical extrapolation of the signals was created in accordance with the literature and after examining the time and amplitude values of many ECG signals from the Physiobank ATM section of the MIT-BIH (Massachusetts Institute of Technology-Beth Israel Hospital) arrhythmia database. These signals were synthesized for the Zynq-7000 XC7Z020 FPGA chip for using in biomedical calibration applications and ECG simulators. The ECG signals were modelled with a 14-bit AD9767 DAC module that worked in coherence with this development board, and observed in real-time by 4 channel oscilloscope. Matlab-based ECG signals were taken as reference and compared with the results obtained from the FPGA-based ECG signals design. The FPGA chip resource consumption values obtained after the place-route process, the test results obtained from the design, the MSE (mean squared error) values of the designed signals, the operating frequencies of the system and each signal have been presented. The maximum operating speed of this system is 651.827 MHz. In this study, it has been shown that FPGA-based ECG signal generation system can be implemented on FPGA chips, and the designed system can be safely used in ECG simulators.

1 Introduction

Biological signals from living organs reveal useful information about that tissue, and are vital in clinical and research platforms. Biomedical signals are mainly used to detect and diagnose certain pathological or physiological conditions. Also, these signals are used in biomedical research to analyze and model biological systems [1]. The main aims of signal processing are signal noise removal, precise recognition of a signal pattern through analysis, feature extraction for determinant dysfunction, prediction of future pathological or functional events using size reduction and machine learning techniques, and the simulation of signal models to ensure the correct functionality of medical devices that employ biomedical signals for diagnosis and treatment [2]. The research in this work focuses on the processing of biomedical signals that are used for calibrating medical devices employed in the cardiological

field. The development of new technologies in health-care is improving both diagnosis and treatment, but at the same time, problems with safety and efficacy are increasing. The clinical engineering departments of hospitals or related companies generally take the main responsibility for the general management of such technology. Traditionally, clinical engineering departments and related firms are primarily responsible for performing preventive, corrective maintenance repair and calibration in quality control procedures as well as medical devices. This study involves the application of a calibration method, as a quality control procedure in line with international standards, to cardiological devices, to ensure patient safety and wellbeing. A calibration exercise can be defined as a documented comparison of the the measuring device to be checked with a traceable reference device. The reference standard may also be called a “calibrator” [3]. Logically, the reference is more accurate than the device to be calibrated. The reference device should also be traceably calibrated. In some cases, the reference is not a device, but it can be, for example, a mass, a

^a e-mail: emiravcioglu@hitit.edu.tr (corresponding author)




Fig. 1 Zynq-7000 SoC XC7Z020 FPGA development board and 14-bit AN9767 DAC module

mechanical part, a physical reference, a liquid or a gas. Functional testing and calibration of medical equipment is a routine activity that must be performed periodically. Accordingly, digital ECG simulator test devices that produce vital sign signals have been developed for using in cardiological fields. The device emulates a range of normal sinus rhythm, arrhythmia, and test waveforms to evaluate the performance of conventional and modern ECG, and physiological monitoring systems (patient monitor, defibrillators, oxygen saturation devices, blood pressure devices, in vitro/in vivo body temperature measurement devices and end-tidal carbon dioxide recorders). It is also used for staff and student training for the diagnosis of various cardiac events or arrhythmias [4]. In literature, microcontrollers [5] are generally used in the hardware design of the ECG simulators, and this study was carried out by making use of VHDL and FPGA-based technology. FPGA, which stands for **F**ield **P**rogrammable **G**ate **A**rrays, is defined as a hardware chip used to perform logical operations. It consists of an integrated network or logic blocks placed on a chip. These blocks and circuits are programmable logic gates. FPGAs consist of individually **C**onfigurible **L**ogic **B**locks (CLBs) connected via programmable interconnects. As the name of this semiconductor technology suggests, the main advantage of the FPGAs is their ability to be programmed when applied in the field, in contrast to other types of semiconductor chips (e.g. ASICs) that are mostly rigid in their designs and applications.

FPGA technology can be found employed in a wide range of applications that include health, automotive, artificial intelligence, artificial neural networks [6], fuzzy logic [7,8], chaos and chaotic oscillator design [9,10], pseudo and real random number generators [11], video, image [12,13], and signal processing [14], telecom and datacom, server and cloud, defense, and space industries. The work of Koyuncu et al. [15] introduced a new design for an FPGA-based real-time chaotic oscillator. On the other hand, Schwiigelshohn et al., implemented an FPGA-based traffic sign detection application for automotive camera systems on Spartan-6 FPGA development boards [16]. Tang et al. developed an FPGA-based real-time moving target detection system for unmanned aerial vehicle application [17]. In the study by Alabdo et al., an FPGA-based architecture application has been developed for direct visual control robotic systems [18]. In the work presented by Maheshwarappa et al., Software Defined Radio (SDR) archi-

ture was utilized to support multiple signals from multiple satellites, deploy mobile or distributed ground station nodes to increase spacecraft access time, and provide a future SDR for distributed satellite systems [19]. Yilmaz et al. performed a thermodynamic and economic analysis of a geothermal energy supported hydrogen production system using real-time artificial neural networks on FPGA [20]. In the study carried out by Purwins et al., the deep learning method was applied to voice recognition, environmental sound detection, musical information retrieval, synthesis and conversion processes in the field of digital signal processing [21]. In the thesis presented by Taşdemir [22], real-time images captured by a camera were processed with Fast and Harris corner detection and Sobel edge detection algorithms on a Zybo Z7-20 FPGA development board. The processed images were then observed on a monitor via HDMI. In the study conducted by Obadi et al., an application for detecting human vital signs using radar sensors was developed. The work also discusses the integration and coexistence of the human vital signs with communication systems, and the issues encountered in spectrum sharing [23]. A new chaos-based dual entropy core (DEC) TRNG with high operating frequency and high bit generation rate has been realized using a 3D Pehlivan-Wei Chaotic Oscillator (PWCO) structure designed using the RK5-Butcher numerical algorithm on an FPGA and ring oscillator. This TRNG model was developed by Alçın et.al. and was encoded on Virtex-7 FPGA using a 32-bit IQ-Math fixed-point number standard in VHDL [24].

ECG simulators are test devices that produce the same electrical activity of the heart and are used for the calibration of medical devices such as ECG, rhythm holter, patient monitor and defibrillator, all of which measure the vital signs of the patient. Microcontrollers are generally used as hardware in the simulator. In the study presented by Kontodimopoulos et al., a prototype ECG simulator test device was designed and developed for quality control of electrocardiograph and ECG monitor testing and training of waveform recognition [25]. In the study performed by Paul et al., an ECG simulator design was carried out using an ATmega32 microcontroller [26]. On the other hand, Güney et al., presented a new design for a Matlab Web Figure-based ECG simulator that provided ten different arrhythmic signals [27]. In the study by Valais et al., the ECG simulator, whose circuit design was based on the Atmel ATmega8515 microcontroller, was tested on the 12-lead Envitec ECG device [28]. Shirzadfar and Khanahmadi [29], designed an ECG simulator using an ATmega32 or an ATmega16 microcontroller. In the study presented by Das et al., an ECG simulator was designed using a dsPIC30F4013 microcontroller, and the design could test 12-lead ECG devices [30]. In the study performed by Suharinto et al., an ECG simulator was designed using an AT89S52 microcontroller and tested on a 12-lead ECG device [31].

Examples of applications related to vital signs signals using FPGA technology in the literature: in the study presented by Yang et al., a real-time ECG mon-





Fig. 2 Typical ECG of a normal person

Table 1 8 arrhythmic ECG Signals used in the design



itoring system was designed using VHDL as a programming language and a Spartan-3 FPGA development board [32]. In the study by Cvikl and Zemva, QRS complex detection was performed on the signals using the Virtex-II PRO XC2VP30-FF896-7 FPGA kit [33]. Jewajinda and Chongstitvatana [34], presented an

FPGA-based ECG signal classification which was based on genetic algorithm and block-based neural network. In the study conducted by Özdemir and Danışman, fault-tolerant artificial neural networks were applied to Cyclone-III FPGA for classification of ECG signals received from an MIT-BIH arrhythmia database [35].

In the work of Desai [36], the heart rate was calculated from ECG signals by using an Altera Cyclone-IV FPGA development board. In their research, Chatterjee et al. [37], used a Xilinx Spartan-2 kit for real-time detection of P and T waves on ECG signals. In the study carried out by Özdemir and Danışman, a classification of ECG signals from the MIT-BIH arrhythmia database was made by comparing artificial neural networks on Cyclone-III FPGA with both 32-bit and 16-bit floating point numerical representation [38]. In the study presented by Aboutabikh and Aboukerdah, a multi-band digital filter using Altera Cyclone II FPGA, was designed and used to extract ECG signals. A digital oscilloscope was then used to characterize the output signals [39]. Woo et al. [40], designed a Xilinx Spartan-3 FPGA-based and real-time ECG simulator, which produces an analog ECG signal in the range of 0 to 5 volts. The system uses ECG data as input and is transferred to the output. In the study by Egila et al. [41], an FIR filter was applied on the ECG signals obtained from the MIT-BIH arrhythmia database using the discrete wavelet transform method. The system was implemented using the Spartan-3AN FPGA development board. In the study conducted by Alhelal et al. [42], an FIR filter was applied on ECG signals obtained from MIT-BIH arrhythmia database. The system, designed using Altera DE-II FPGA development board, was used to detect QRS complexes on signals. Wang et al. [43], designed and implemented an arterial pulse wave generator to produce test signals reflecting specific physiological conditions. The generator used an Altera Cyclone FPGA kit that employed the piecewise Gaussian-cosine fitting method. In the work of Ma et al. [44], a new real-time R wave detection algorithm implemented on FPGA was investigated. In this work, the ECG signal was processed by wavelet lifting, while the R wave was detected using differential operations.

In the study presented by Panigrahy et al., an FPGA-based heart rate calculation was performed by detecting the R peaks of the signal samples obtained from the MIT-BIH arrhythmia database [45]. Gu et al. [46], to accelerate ECG signal processing, presented a streaming architecture implemented on FPGA. The proposed system included QRS detection, feature extraction, and pre-diagnosis. In the study carried out by Kumar et al., a Xilinx Spartan-3E FPGA starter kit and the ECG signals obtained from international databases were processed by digitizing and the application of an FIR filter [47]. Wess et al. [48], presented an FPGA-based ECG arrhythmia detection application that was developed using a Zynq Zedboard FPGA kit and Artificial Neural Network. In the study performed by Alfaro-Ponce et al., arrhythmia detection was accomplished using parallel continuous artificial neural networks on a Xilinx Zynq-7000 FPGA development board [49]. In the study presented by Madiraju et al., a Pan-Tompkins algorithm method using a Virtex-6 FPGA kit was developed for time-domain QRS detection on ECG signals obtained from the MIT-BIH arrhythmia database [50]. Zairi et al., presented a classification of ECG signals from the


Table 2 Mathematical equations for sinus bradycardia signal

$x = 0.000 : 0.010 : 0.080;$	(1)
$y_1 = 0.04 * \sin(x * \frac{\pi}{0.08})$	(1)
$x = 0.080 : 0.005 : 0.160;$	(2)
$y_2 = 0 * x;$	(2)
$x = 0.160 : 0.005 : 0.180;$	(3)
$y_3 = -2 * x + 0.32;$	(3)
$x = 0.180 : 0.005 : 0.200;$	(4)
$y_4 = 16 * x - 2.92;$	(4)
$x = 0.200 : 0.005 : 0.220;$	(5)
$y_5 = -20 * x + 4.28;$	(5)
$x = 0.220 : 0.005 : 0.240;$	(6)
$y_6 = 6 * x - 1.44;$	(6)
$x = 0.240 : 0.005 : 0.400;$	(7)
$y_7 = 0 * x;$	(7)
$x = 0.400 : 0.010 : 0.600;$	(8)
$y_8 = 0.08 * \sin(x * \frac{\pi}{0.2})$	(8)
$x = 0.600 : 0.010 : 0.800;$	(9)
$y_9 = -0.01 * \sin(x * \frac{\pi}{0.2})$	(9)
$x = 0.800 : 0.005 : 1.200;$	(10)
$y_{10} = 0 * x;$	(10)

MIT-BIH arrhythmia database that was made using an Nexys4 Artix7 FPGA kit with artificial neural networks [51]. In the research conducted by Meddah et al., QRS detection and heart rate calculations were conducted on ECG signals by using a Nexys-4 FPGA kit [52]. The work of Karataş et al. [53], presented a normal sinus rhythm that was designed with VHDL. This normal sinus rhythm was used for biomedical calibration applications in a Xilinx-Vivado program, and synthesized for a Zynq-7000 XC7Z020 FPGA chip. In the study carried out by Giorgio et al., the detection of ventricular late potentials in ECG signals was achieved using a Cyclone-V FPGA kit [54]. In the work of Jain, the heart rate was calculated by using the R–R interval found in the ECG signals and a ZedBoard Zynq-7000 FPGA development kit [55]. Zhua et al. [56], designed an FPGA-based 8-channel ECG signal acquisition system, of which the main features were data acquisition, analog-to-digital conversion, analog front-end and electrodes.

The modeling results of AV block: 3rd degree, sinus bradycardia, ventricular fibrillation and first degree AV block signals is shown in Table 4.

In this study, a contribution to literature was made by modeling 8 arrhythmic ECG signals (sinus bradycardia, sinus tachycardia, supraventricular tachycardia, first-degree AV block, ventricular fibrillation, premature ventricular complex, atrial fibrillation, and third-degree AV block) on FPGA. The hardware-designed FPGA-based ECG simulator is well advantageous when compared to other simulators – due to its highly valuable features which include parallel operation ability with other present simulators, high operating speed, a reprogrammable structure, a revisable signal range, and a conversion of signals into analog signals by expressing them as mathematical equations. If the design system in this study is converted into a final product, the soft-

Table 3 Sinus tachycardia, supraventricular tachycardia, premature ventricular complex and atrial fibrillation signals


ware can be rearranged to have 12, 6 or 3 leads of vital signs. The current version is designed based on a lead-II configuration. In this way, it has been shown that FPGA chips can be used safely in biomedical calibration applications.

2 Background information

2.1 Development FPGA board and system components

Nowadays, the most important application of programmable logic device (PLD) technology is field programmable gate arrays (FPGAs). FPGAs are digi-

tal integrated circuits that consist of programmable logic blocks and interconnections between these blocks. FPGAs are constructed with the aim of performing the logic functions required by the designer. Therefore, the function of each logic block can be edited by the user. The functionality of the basic logic gates and the more complex circuit elements is increased with FPGAs. It is called 'field programmable' because the logic blocks and interconnects can be reprogrammed repeatedly after the manufacturing process. Compared to other platforms, it stands out because of its highly attractive features that include parallel operation, low power consumption, fast initial prototyping, high performance and high operating frequency. FPGA-based systems can be designed and tested using languages such as VHDL, Verilog, Handel-C, System C [57]. An FPGA consists of three programmable components: configurable logic

Table 4 AV block: 3rd degree, ventricular fibrillation, sinus bradycardia and first degree AV block signals

blocks (CLB), input–output blocks (IOBs), and interconnects [58].

This study was carried out using the Zynq-7000 SoC XC7Z020 FPGA development board and the 14-bit AN9767 DAC module shown in Fig. 1. The AX7020 FPGA development board uses an Xilinx's Zynq7000 series of chips, model XC7Z020-2CLG400I, in a 40-pin FPGA package. The ZYNQ7000 chip can be divided into a Processor System part (PS) and a Programmable Logic part (PL). On the AX7020 development board, the PS and PL sections of the ZYNQ7000 are equipped with a wealth of external interfaces and devices for user convenience and functional verification [59].

2.2 ECG signal

The process of recording and interpreting the systole and diastole phases of the atrium and ventricles of the heart; the electrical activity that occurs during the stimulation of the heart; and the transmission of the stimulus on a moving millimetric paper by magnifying the electrical potential created by the heart tis-

sue is called electrocardiography; the recording device is called electrocardiograph; and the trace obtained is called electrocardiogram [60]. This noninvasive method has been developed to examine and diagnose the operations of the heart muscle and the neurotransmitter system of the heart. With this method, important information about conditions such as cardiac dilatation and megacardia, any decrease in the amount of blood going to the heart, problems in the heart valves, new or old heart damage, heart rhythm problems and many hearts and pericardial diseases that are at risk of premature death can be observed [61]. Therefore, the processing and modeling of ECG signals is considered as one of the most important issues in biomedical applications [62]. A heartbeat begins when the sinoatrial node emits an electrical impulse. This node generates an impulse at certain intervals and at a certain speed. The impulse generation and conduction system of the heart consists of four parts as shown in Fig. 2: sinoatrial node (SA), atrioventricular node (AV), atrioventricular bundle (Bundle of His) and Purkinje fibers. The former two form part of the impulse initiation system, while




Fig. 3 First-level RTL scheme of FPGA-based ECG signal generation system

the latter two pertain to the conduction system [63]. An ECG signal, is a normal sinus rhythm (NSR) signal consisting of waves, segments and intervals. In Fig. 2, an example of an ECG signal recorded on a moving millimeter paper with an ECG device from a normal human being is given. Waves P, Q, R, S, T and U are also shown. However, it should be noted that a typical and normal ECG may not show the U wave. Figure 2 also illustrates the various segments that can be found in a typical ECG; PR-Segment vs ST-Segment Intervals; QT-Interval, PR-Interval, RR-Interval. Complex; QRS [60].

In this study, a total of eight arrhythmic ECG signals [sinus tachycardia, supraventricular tachycardia, premature ventricular complex (PVC), atrial fibrillation, AV block: 3rd degree, ventricular fibrillation, sinus bradycardia, and first degree AV block] all shown in Table 1, were considered. After numerically extracting these signals in accordance with literature, each signal was expressed with mathematical formulas and then with VHDL in Vivado to be applied to FPGA chips.

3 Design of FPGA-based ECG signal

The ECG signals used in this study were first mathematically formulated on Matlab, and then modeled with VHDL in the Xilinx-Vivado program. The mathematical inference of the signals was created in accordance with the literature, and after examining the time and amplitude values of many ECG signals from the




Fig. 4 Second-level RTL scheme of the system

Physiobank ATM section of the MIT-BIH arrhythmia database [64]. These signals were synthesized for the Zynq-7000 XC7Z020 FPGA chip and also modeled by the 14-bit AN9767 DAC module that worked simultaneously with the FPGA chip. These vital sign signals could be observed in real-time on a 4-channel oscilloscope.

The system is designed as a block that generates ECG signals according to certain given parameters. The results of the mathematical equations (functions that calculate ECG values) derived within this study are recorded in LUTs (look-up table). Subsequently, the phase register was created. The phase register increased with each rising clock signal, and this increasing value was modeled to load the values in the LUT and transfer them to the output. This operation was repeated for each period [8].

The generic part of the output signal is defined by the following parameters: the number of bits, LUT depth, number of points, total memory usage, clock speed and fixed NSR parameters. Control signals (clk-clock, rst-




Fig. 5 Vivado simulation of sinus tachycardia



Fig. 6 Vivado simulation of supraventricular tachycardia



Fig. 7 Vivado simulation of premature ventricular complex

reset, en-enable) and the output signal are defined in the port section. The output signal was 14 bits, LUT size was 10 bits, and the number of dots was 2^{10} . The total memory usage was equal to the output signal $\times 2^{Lut_size}$ (12×2^{10}).

In the architecture section of Vivado design; the output signal is 14-bit length and each element has

$2^{10(Lut_size)}$ elements. In this section, there are functions that convert from real to signed conversion, and functions that calculate ECG values and indexes. In addition, it is ensured that the signals designed in the LUT are produced, the calculated LUT values are transferred to the output, and the phase register increases by “k” with each rising clock pulse.




Fig. 8 Vivado simulation of atrial fibrillation




Fig. 9 Vivado simulation of AV block: 3rd degree




Fig. 10 Vivado simulation of ventricular fibrillation

The working principle of the system is as follows. Temporary phase value is created in the main process section. All registers are reset in the reset state. When the enable is “1”, the temporary phase value increases by k in each rising clock signal, and the results stored in the LUT (amplitude values of arrhythmic ECG signals) are transferred to the output. In this study, eight LUTs have been used for eight arrhythmic ECG signals. Then,

the transfer of ECG signals to the output via DAC has been performed using PL buttons on the FPGA board.

The results of the mathematical equations (functions that calculate ECG values) created in this study are recorded in the LUTs (look-up table). The “ x ” parameter in the equations is the time parameter in seconds of the vital signs signal. “ y ” is the amplitude parameter of vital signs signals in mV. The design of other




Fig. 11 Vivado simulation of sinus bradycardia



Fig. 12 Vivado simulation of first degree AV block

arrhythmic ECG signals has been mathematically modeled as piecewise functions using similar methods as for the sinus bradycardia signal.

The mathematical equations of the sinus bradycardia signal are given in Table 2. For the NSR signal designed with the heart rate of 50 beats per minute (bpm), the mathematical equations of the generations of P wave, PR-segment (stationary period), ST-segment (stationary period), T wave, U wave and the stationary period from the end of the T wave to the beginning of the P wave have been given in Eqs. (1), (2), (7)–(10), respectively. Also, the mathematical equations of the generation of QRS complex have been given in Eqs. (3)–(6).

The modeling results of sinus tachycardia, supraventricular tachycardia, premature ventricular complex and atrial fibrillation signals, which were mathematically derived and modeled in accordance with time and amplitude values, are shown in Table 3.

The wave segments (stationary period) except for P, QRS and T waves in the sinus bradycardia signal represent the stationary periods. In some arrhythmic signals, this stationary period is present, in others it is not. In Eqs. 2, 7 and 10 found in the sinus Bradycardia signal, the result of amplitude (Y) is always 0 regardless of the time (X) value. When mathematical inference is performed, it is shown as $0 * X$ to indicate the time intervals of the X values in Eqs. 2, 7 and 10.

The modeling results of sinus tachycardia, supraventricular tachycardia, premature ventricular complex and atrial fibrillation signals, which were mathematically derived and modeled in accordance with time and amplitude values, are shown in Table 3.

First and second level block diagrams of the system obtained in the study are given in Figs. 3 and 4, respectively.

4 Implementation and test results of FPGA-based ECG signal

Using the VHDL, eight arrhythmic ECG signals were designed in Xilinx-Vivado. After the coding process, a testbench was made, and sinus tachycardia, supraventricular tachycardia, premature ventricular complex (PVC), atrial fibrillation, AV block: 3rd degree, ventricular fibrillation, sinus bradycardia, first degree AV Block were obtained and displayed on the Vivado simulation screen, in between Figs. 5 and 12, respectively (Figs. 5, 6, 7, 8, 9, 10, 11, 12).

The sinus tachycardia supraventricular tachycardia, premature ventricular complex ve atrial fibrillation, AV block: 3rd degree, ventricular fibrillation, sinus bradycardia, first degree AV block signals obtained from the modelling were observed simultaneously from

Table 5 Oscilloscope results of sinus tachycardia, supraventricular tachycardia, premature ventricular complex and atrial fibrillation signals

Sinus Tachycardia



Supraventricular Tachycardia



Premature Ventricular Complex (PVC)



Atrial Fibrillation

a 4-channel oscilloscope by using 2 14-bit AN9767 DAC modules working in coherence with the Zynq-7000 XC7Z020 FPGA development board, as shown in Tables 5 and 6.

When PL button-1 on the Alinx brand Zynq-7000 XC7Z020 FPGA development board is pressed, sinus tachycardia, supraventricular tachycardia, premature ventricular complex and atrial fibrillation signals are simultaneously observed from the 4-channel oscilloscope, as displayed in Fig. 13.


The results obtained from the FPGA-based sinus bradycardia signal design were compared with the numerical-based sinus bradycardia signal as reference and shown in Table 7. The result of this comparison gave a maximum MSE value of $9.3017\text{E}-06$ obtained from the FPGA-based sinus bradycardia signal design.

Other arrhythmic ECG signals were compared with a similar method, and MSE results are given in Table 9.

When PL button-2 on the Alinx brand Zynq-7000 XC7Z020 FPGA development board is pressed, AV block: 3rd degree, sinus bradycardia, ventricular fibrillation and first degree AV block signals are simultaneously observed from the 4-channel oscilloscope, as in Fig. 14.

ECG signals are synthesized for the Zynq-7000 XC7Z020 FPGA. FPGA chip resource usage of the design with Place&Route operations are given in Table 8, while the maximum operating frequencies and MSE values of the system are given in Table 9.

Table 6 Oscilloscope results of AV block: 3rd degree, ventricular fibrillation, sinus bradycardia and first degree AV block signals



AV block: 3rd degree

Ventricular Fibrillation

Sinus Bradycardia

First Degree AV Block




Fig. 13 System components and the oscilloscope results of sinus tachycardia, supraventricular tachycardia, premature ventricular complex and atrial fibrillation signals (PC, Alinx Zynq-7000 XC7Z020 FPGA development board and 2 × 14-bit AN9767 DA modules and 4-channel Oscilloscope)

5 Conclusion

In this study, eight arrhythmic ECG signals from vital signs [sinus tachycardia, supraventricular tachycardia, premature ventricular complex (PVC), atrial fibrillation, AV block: 3rd degree, ventricular fibrilla-

Table 7 Comparison of sinus bradycardia signal in terms of time and amplitude in Numerical and Vivado

Sinus bradycardia	Time (s)		
	Numerical and Vivado	Numerical	Vivado
Equation (1)	0.00000	0.000000	0.000000
	0.01000	0.038268	0.036011
	0.02000	0.070496	0.070496
	0.03000	0.092388	0.091248
	0.04000	0.099792	0.099792
	0.05000	0.092388	0.091858
Equation (1-2)	0.06000	0.071106	0.071106
	0.07000	0.038268	0.036926
	0.08000	0.000000	0.000000
Equation (2-3)	0.16000	0.000000	0.000000
	0.16500	- 0.026855	- 0.026855
	0.17000	- 0.050000	- 0.050354
Equation (3)	0.17500	- 0.073853	- 0.073853
	0.18000	- 0.100000	- 0.099851
	0.18500	0.113525	0.113525
Equation (4)	0.19000	0.300000	0.301208
	0.19500	0.488892	0.488892

Table 7 continued

Sinus bradycardia	Time (s)	Amplitude (mV)		
	Numerical and Vivado	Numerical	Vivado	
Equation (4-5)	0.20000	0.700000	0.676575	
Equation (5)	0.20500	0.436096	0.436096	
	0.21000	0.200000	0.201416	
	0.21500	– 0.033264	– 0.033264	
	0.22000	– 0.300000	– 0.292053	
Equation (5-6)	0.22500	– 0.221558	– 0.221558	
	0.23000	– 0.150000	– 0.151367	
Equation (6)	0.23500	– 0.080872	– 0.080872	
	0.24000	0.000000	0.000000	
Equation (6-7)	0.40000	0.000000	0.000000	
Equation (7-8)	0.41000	0.031287	0.032959	
Equation (8)	0.42000	0.061646	0.061646	
	0.43000	0.090798	0.092163	
Equation (8-9)	0.44000	0.117188	0.117188	
	0.45000	0.141421	0.142517	
	0.46000	0.161438	0.161438	
	0.47000	0.178201	0.178833	
	0.48000	0.190125	0.190125	
	0.49000	0.197538	0.197754	
	0.50000	0.199890	0.199890	
	0.51000	0.197538	0.197449	
	0.52000	0.190430	0.190430	
	0.53000	0.178201	0.177917	
	0.54000	0.160522	0.160522	
	0.55000	0.141421	0.140991	
	0.56000	0.118713	0.118713	
	0.57000	0.090798	0.090637	
	0.58000	0.059814	0.059814	
	0.59000	0.031287	0.031128	
	Equation (9)	0.60000	0.000000	0.000000
	Equation (9-10)	0.61000	0.003911	0.003967
		0.62000	0.007629	0.007629
		0.63000	0.011350	0.011292
		0.64000	0.014954	0.014954
		0.65000	0.017678	0.017700
		0.66000	0.020142	0.020142
		0.67000	0.022275	0.022278
		0.68000	0.023804	0.023804
		0.69000	0.024692	0.024719
		0.70000	0.025024	0.025024
		0.71000	0.024692	0.024719
0.72000		0.023776	0.023804	
0.73000		0.022278	0.022278	
0.74000		0.020225	0.020142	
0.75000		0.017678	0.017700	
0.76000		0.014954	0.014954	
0.77000		0.011350	0.011292	
0.78000		0.007725	0.007629	
0.79000		0.003967	0.003967	
Equation (10)		0.80000	0.000000	0.000000
Equation (10)	1.20000	0.000000	0.000000	




Fig. 14 Oscilloscope results of AV block: 3rd degree, sinus bradycardia, ventricular fibrillation and first degree AV block signals and system components (PC, Alinx Zynq-7000 XC7Z020 FPGA development board and 2 × 14-bit AN9767 DA modules and 4-channel Oscilloscope)

tion, sinus bradycardia, first degree AV block] were implemented on the Zynq-7000 FPGA development platform XC7Z020 chip for using in biomedical calibration applications. First of all, eight arrhythmic ECG signals were mathematically modeled. Then, the system design including the 8 arrhythmic ECG signals was implemented using VHDL in Xilinx-Vivado program. Error analyses were carried out for the results obtained by using the Matlab models as references. After the design process, the system containing the 8 arrhythmic ECG signals was synthesized for the Zynq-7000 XC7Z020 FPGA chip using the Xilinx-Vivado program, and following the Place-Route process, the FPGA chip statistics and the operating speed of the system have been presented for the Zynq-7000 XC7Z020 FPGA chip. The maximum operating speed of this system has been obtained 651.827 MHz. The design of arrhythmic ECG signals was performed in real time, and observed in real time on a 4-channel oscilloscope by means of two 14-bit AN9767 DA modules working in coherence with the development board. Oscilloscope outputs obtained from the design of real-time ECG signals on FPGA were given. With this study, it has been shown that hardware FPGA-based vital signs generation system can be

designed using FPGA chips, that the system can be used safely in biomedical calibration applications and that it can be employed in ECG simulators used for calibration tests of medical devices in the field of cardiology. The system was designed based on a lead-II configuration. In future studies, if the system is converted into a compact structure, the software can be rearranged to have 12, 6 or 3 leads. Moreover, other

Table 8 The chip statistics and the maximum operating frequencies for the Zynq-7000 XC7Z020 chip of FPGA-based ECG signal generation system

Logic utilization	Slice LUTs (53200)	Slice registers (106400)	Slice (13300)	LUT as logic (53200)	LUT flip flop pairs (53200)	Maximum operating frequency (MHz)
Ecg top module	347	447	264	347	134	651.827
Sinus tachycardia	18	31	16	18	9	663.504
Supraventricular tachycardia	12	31	16	12	6	657.614
Premature ventricular complex	16	30	16	16	8	657.614
Atrial fibrillation	20	31	16	20	10	651.827
AV block: 3rd degree	15	32	16	15	8	663.504
Ventricular fibrillation	17	32	16	17	9	657.614
Sinus bradycardia	19	32	16	19	10	651.827
First degree AV block	19	32	16	19	10	651.827

Table 9 Mean square error values derived from vital signs design

Vital signs	Mean squared error (MSE)
Sinus tachycardia	1.95208E−05
Supraventricular tachycardia	6.1387E−06
Premature ventricular complex	4.23756E−05
Atrial fibrillation	1.37319E−05
AV block: 3rd degree	7.68791E−05
Ventricular fibrillation	6.744811E−04
Sinus bradycardia	9.3017E−06
First degree AV block	1.04504E−05

arrhythmic ECG signals can be modeled using similar methods and also vital sign signals such as SPO₂, ETCO₂ and blood pressure can be added to increase the variety of signals to be used for calibration.

Acknowledgements This study is sponsored by the Scientific and Technological Research Council of Turkey (TUBITAK) with project number 119E659.

Data Availability Statement This manuscript has associated data in a data repository. [Authors' comment: There are no external data associated with manuscript.]

References

1. B. Azmoudeh, D. Cvetkovic, Wavelets in biomedical signal processing and analysis, in *Encyclopedia of Biomedical Engineering*, vol. 1–3, ed. by R. Narayan (Elsevier, 2019), pp. 193–212
2. D. A. Abraham, Signal processing, in: *Applied Underwater Acoustics*, ed. by T.H. Neighbors III, D. Bradley (Elsevier Inc., 2017), pp. 743–807
3. S. Altayyar Saleh, M.A. Mousa, A.M. Alfaifi, A.E. Negm, M.O. Ali, The impact of calibration on medical devices performance and patient safety. *Biomed. Res.* **29**(12), 2553–2560 (2018). <https://doi.org/10.4066/biomedicalresearch.29-18-550>
4. B. Karaböce, H. O. Durmuş, E. Çetin, N. Tokman, Clinical engineering standards and practices, in *Clinical Engineering Handbook, 2nd edn*, ed. by E. Iadanza (Elsevier, 2019), pp. 742–752
5. B.E. Demir, F. Yorulmaz, I. Güler, Mikrodenetleyici denetimli EKG simülâtörü, in *15th National Biomedical Engineering Meeting. BIYOMUT 2010* (2010). <https://doi.org/10.1109/BIYOMUT.2010.5479789>
6. M. Alçın, İ. Pehlivan, İ. Koyuncu, Hardware design and implementation of a novel ANN-based chaotic generator in FPGA. *Opt. Int. J. Light Electron Opt.* **127**(13), 5500–5505 (2016). <https://doi.org/10.1016/j.ijleo.2016.03.042>
7. S. Yazar, A. Makalesi, F. Karataş, İ. Koyuncu, M. Tuna, M. Alçın, Bilgisayar Bilimleri ve Teknolojileri Dergisi Bulanık Mantık Üyelik Fonksiyonlarının Fpga Üzerinde Gerçeklenmesi. *Bilgisayar Bilimleri ve Teknolojileri Dergisi* **1**(1), 1–9 (2020)
8. F. Karataş, İ. Koyuncu, M. Tuna, M. Alçın, FPGA based implementation of membership function for real time fuzzy logic application, in *International Asian congress on Contemporary Sciences-3*, 3. (UluslararasıAsya Modern Bilimler Kongresi, 2020), pp. 47–54
9. M. Tuna, M. Alçın, İ. Koyuncu, C.B. Fidan, İ. Pehlivan, High speed FPGA-based chaotic oscillator design. *Microprocess. Microsyst.* (2019). <https://doi.org/10.1016/j.micpro.2019.02.012>
10. T. Bonny, A.S. Elwakil, FPGA realizations of high-speed switching-type chaotic oscillators using compact VHDL codes. *Nonlinear Dyn.* **93**(2), 819–833 (2018). <https://doi.org/10.1007/s11071-018-4229-7>
11. İ. Koyuncu, A. Turan Özcerit, The design and realization of a new high speed FPGA-based chaotic true random number generator. *Comput. Electr. Eng.* **58**(2017), 203–214 (2017)
12. T. Bonny, T. Rabie, A.H.A. Hafez, Multiple histogram-based face recognition with high speed FPGA implementation. *Multimed. Tools Appl.* **77**(18), 24269–24288 (2018). <https://doi.org/10.1007/s11042-018-5647-8>
13. T. Bonny, S. Henno, Image edge detectors under different noise levels with FPGA implementations. *J. Circuits*

- cuits Syst. Comput. (2018). <https://doi.org/10.1142/S0218126618502092>
14. I. Koyuncu, O. Cetin, F. Katircioglu, M. Tuna, Edge detection application with FPGA based Sobel operator, in *2015 23rd Signal Processing and Communications Applications Conference (SIU)*, pp. 1829–1832 (2015). <https://doi.org/10.1109/SIU.2015.7130211>
 15. I. Koyuncu, A.T. Ozcerit, I. Pehlivan, Implementation of FPGA-based real time novel chaotic oscillator. *Non-linear Dyn.* **77**(1–2), 49–59 (2014). <https://doi.org/10.1007/s11071-014-1272-x>
 16. F. Schwiegelshohn, L. Gierke, M. Hubner, FPGA based traffic sign detection for automotive camera systems, in *10th International Symposium on Reconfigurable and Communication-centric Systems-on-Chip. ReCoSoC 2015*, pp. 1–6 (2015). <https://doi.org/10.1109/ReCoSoC.2015.7238089>
 17. J.W. Tang, N. Shaikh-Husin, U.U. Sheikh, M.N. Marsono, FPGA-based real-time moving target detection system for unmanned aerial vehicle application. *Int. J. Reconfig. Comput.* **2016**, 1–16 (2016). <https://doi.org/10.1155/2016/8457908>
 18. A. Alabdo, J. Pérez, G.J. Garcia, J. Pomares, F. Torres, FPGA-based architecture for direct visual control robotic systems. *Mechatronics* **39**, 204–216 (2016). <https://doi.org/10.1016/j.mechatronics.2016.05.008>
 19. M.R. Maheshwarappa, M.D.J. Bowyer, C.P. Bridges, Improvements in CPU and FPGA Performance for Small Satellite SDR Applications. *IEEE Trans. Aerosp. Electron. Syst.* **53**(1), 310–322 (2017). <https://doi.org/10.1109/TAES.2017.2650320>
 20. C. Yilmaz, I. Koyuncu, M. Alcin, M. Tuna, Artificial neural networks based thermodynamic and economic analysis of a hydrogen production system assisted by geothermal energy on field programmable gate array. *Int. J. Hydrogen Energy* **44**(33), 17443–17459 (2019). <https://doi.org/10.1016/j.ijhydene.2019.05.049>
 21. H. Purwins, B. Li, T. Virtanen, J. Schlüter, S. Chang, T. Sainath, Deep learning for audio signal processing. *IEEE J. Sel. Top. Signal Process.* **13**(2), 206–219 (2019). <https://doi.org/10.1109/JSTSP.2019.2908700>
 22. M.F. Taşdemir, *FPGA Üzerinde Görüntü İşleme Algoritmalarının Gerçek Zamanlı Olarak Gerçekleştirilmesi* (Yüksek Lisans Tezi, Fen Bilimleri Enstitüsü, Afyon Kocatepe Üniversitesi, Afyonkarahisar, Türkiye, 2020)
 23. A. Bin Obadi, P.J. Soh, O. Aldayel, M.H. Al-Doori, M. Mercuri, D. Schreurs, A survey on vital signs detection using radar techniques and processing with FPGA implementation. *IEEE Circuits Syst. Mag.* **21**(1), 41–74 (2021). <https://doi.org/10.1109/MCAS.2020.3027445>
 24. M. Alçin, M. Tuna, P. Erdoğmuş, İ Koyuncu, FPGA-based dual core TRNG design using ring and Runge-Kutta-Butcher based on chaotic oscillator. *Chaos Theory Appl.* **3**(1), 20–28 (2021). <https://doi.org/10.51537/chaos.783548>
 25. N. Kontodimopoulos, N. Pallikarakis, I. Christov, I. Daskalov, In-house development of test equipment for quality control and training. Case study: a prototype ECG simulator-tester. *Med. Eng. Phys.* **20**(10), 717–721 (1998)
 26. A. D. Paul, K. R. Urzoshi, R. S. Datta, A. Arsalan, A. M. Azad, Design and development of microcontroller based ECG simulator, in *IFMBE Proceedings*, vol. 35 (IFMBE, 2011), pp. 292–295. https://doi.org/10.1007/978-3-642-21729-6_76
 27. E. Güney, Z. Ekşi, M. Çakiroglu, WebECG: a novel ECG simulator based on MATLAB web figure. *Adv. Eng. Softw.* **45**(1), 167–174 (2012). <https://doi.org/10.1016/j.advengsoft.2011.09.005>
 28. I. Valais, G. Koulouras, G. Fountos, C. Michail, D. Kandris, S. Athinaios, Design and construction of a prototype ECG simulator. *e-J. Sci. Technol.* **9**(3), 11–18 (2014)
 29. H. Shirzadfar, M. Khanahmadi, Design and development of ECG simulator and microcontroller based displayer. *J. Biosens. Bioelectron.* **9**(3), 1–9 (2018). <https://doi.org/10.4172/2155-6210.1000256>
 30. A. Das, C.R. Chaudhuri, I. Das, Advanced portable ECG simulator: product development and validation, in *Proceedings—2019 Women Institute of Technology Conference on Electrical and Computer Engineering, WITCON ECE 2019* (2019), pp. 187–191. <https://doi.org/10.1109/WITCONECE48374.2019.9092906>
 31. C. Suharinto, A. Budianto, N.T. Sanyoto, Design of electrocardiograph signal simulator. *Indones. J. Electron. Electromed. Eng. Med. Inform.* **2**(1), 43–47 (2020). <https://doi.org/10.35882/ijeemi.v2i1.9>
 32. Y. Yang, X. Huang, X. Yu, Real-time ECG monitoring system based on FPGA, in *IECON Proceedings (Industrial Electronics Conference)* (2007), pp. 2136–2140. <https://doi.org/10.1109/IECON.2007.4459886>
 33. M. Cvikl, A. Zemva, FPGA-oriented HW/SW implementation of ECG beat detection and classification algorithm. *Digit. Signal Process. A Rev. J.* **20**(1), 238–248 (2010). <https://doi.org/10.1016/j.dsp.2009.05.008>
 34. Y. Jewajinda, P. Chongstitvatana, FPGA-based online-learning using parallel genetic algorithm and neural network for ECG signal classification, in *ECTI-CON2010: The, ECTI International Conference on Electrical Engineering/Electronics, Computer, Telecommunications and Information Technology, 2010* (2010), pp. 1050–1054
 35. A.T. Özdemir, K. DanişMan, Fully parallel ANN-based arrhythmia classifier on a single-chip FPGA: Fpaac. *Turk. J. Electr. Eng. Comput. Sci.* **19**(4), 667–687 (2011). <https://doi.org/10.3906/elk-1006-488>
 36. V. Desai, Electrocardiogram (ECG/EKG) using FPGA, Master's theses, The Faculty of the Department of Computer Science, San Jose State University, USA (2012)
 37. H.K. Chatterjee, R. Gupta, M. Mitra, Real time P and T wave detection from ECG using FPGA. *Procedia Technol.* **4**, 840–844 (2012). <https://doi.org/10.1016/j.protcy.2012.05.138>
 38. A.T. Özdemir, K. Danisman, A comparative study of two different FPGA-based arrhythmia classifier architectures. *Turk. J. Electr. Eng. Comput. Sci.* **23**, 2089–2106 (2015). <https://doi.org/10.3906/elk-1305-41>
 39. K. Aboutabikh, N. Aboukerdah, Design and implementation of a multiband digital filter using FPGA to extract the ECG signal in the presence of different interference signals. *Comput. Biol. Med.* **62**, 1–13 (2015). <https://doi.org/10.1016/j.combiomed.2015.03.034>
 40. S. Woo, W. Lee, G. Ryu, ECG simulator design with Spartan-3 FPGA—Proceedings of the Korean Institute of Information and Communication Sciences conference, in *Proceedings of the Korean Institute of Information*

- and *Communcation Sciences Conference*, pp. 834–837 (2015)
41. M.G. Egila, M.A. El-Moursy, A.E. El-Hennawy, H.A. El-Simary, A. Zaki, FPGA-based electrocardiography (ECG) signal analysis system using least-square linear phase finite impulse response (FIR) filter. *J. Electr. Syst. Inf. Technol.* **3**(3), 513–526 (2016). <https://doi.org/10.1016/j.jesit.2015.07.001>
 42. D. Alhelal, K. A. I. Aboalayon, M. Daneshzand, M. Faezipour, FPGA-based denoising and beat detection of the ECG signal, in *2015 IEEE Long Island Systems, Applications and Technology Conference, LISAT 2015*, (2015). <https://doi.org/10.1109/LISAT.2015.7160184>
 43. L. Wang, L. Xu, D. Zhao, Y. Yao, D. Song, FPGA-based design and implementation of arterial pulse wave generator using piecewise Gaussian-cosine fitting. *Comput. Biol. Med.* **59**, 142–151 (2015). <https://doi.org/10.1016/j.combiomed.2015.02.005>
 44. Y. Ma, T. Li, Y. Ma, K. Zhan, Novel real-time FPGA-based R-wave detection using lifting wavelet, circuits. *Syst. Signal Process.* **35**(1), 281–299 (2016). <https://doi.org/10.1007/s00034-015-0063-z>
 45. D. Panigrahy, M. Rakshit, P.K. Sahu, FPGA implementation of heart rate monitoring system. *J. Med. Syst.* **40**(3), 1–12 (2016). <https://doi.org/10.1007/s10916-015-0410-4>
 46. X. Gu, Y. Zhu, S. Zhou, C. Wang, M. Qiu, G. Wang, A real-time FPGA-based accelerator for ECG analysis and diagnosis using association-rule mining. *ACM Trans. Embed. Comput. Syst.* (2016). <https://doi.org/10.1145/2821508>
 47. S. Kumar, G. Singh, M. Kaur, FPGA implementation of electrocardiography (ECG) signal processing 1, *Int. J. Eng. Sci.* **21** (December 2016), 2229–6913 (2016)
 48. M. Wess, S. Manoj, A. Jantsch, Neural network based ECG anomaly detection on FPGA and trade-off analysis, in *2017 IEEE International Symposium on Circuits and Systems* (2017), pp. 1–4. <https://doi.org/10.1109/ISCAS.2017.8050805>
 49. M. Alfaro-Ponce, I. Chairez, R. Etienne-Cummings, Automatic detection of electrocardiographic arrhythmias by parallel continuous neural networks implemented in FPGA. *Neural Comput. Appl.* **31**(2), 363–375 (2019). <https://doi.org/10.1007/s00521-017-3051-3>
 50. N. S. Madiraju, N. Kurella, R. Valapudasu, FPGA implementation of ECG feature extraction using Time domain analysis, *Electr. Eng. Syst. Sci. Signal Process. (eess.SP); Hardw. Archit.* 1–4 (2018)
 51. N.S. Madiraju, N. Kurella, R. Valapudasu, FPGA Implementation of ECG feature extraction using Time domain analysis. [arXiv:1802.03310](https://arxiv.org/abs/1802.03310) (2018)
 52. K. Meddah, M.K. Talha, M. Bahoura, H. Zairi, FPGA-based system for heart rate monitoring. *IET Circuits Devices Syst.* **13**(6), 771–782 (2019). <https://doi.org/10.1049/iet-cds.2018.5204>
 53. F. Karatas, I. Koyuncu, M. Alçın, M. Tuna, DESIGN OF FPGA BASED ECG SIGNAL USING VHDL, in *1st International Hazar Scientific Research Congress* (2020), pp. 114–127
 54. A. Giorgio, C. Guaragnella, D.A. Giliberti, Improving ECG signal denoising using wavelet transform for the prediction of malignant arrhythmias. *Int. J. Med. Eng. Inform.* **12**(2), 135–150 (2020). <https://doi.org/10.1504/IJMEI.2020.106898>
 55. S. Jain, FPGA-Assisted Framework for Heart Rate Evaluation using ECG Signal Processing, in *2020 IEEE 17th India Council International Conference. INDICON 2020* (2020), pp. 1–6. <https://doi.org/10.1109/INDICON49873.2020.9342125>
 56. Y. Zhu et al., A multi-channel ECG acquisition system based on FPGA. *J. Phys. Conf. Ser.* (2021). <https://doi.org/10.1088/1742-6596/1924/1/012023>
 57. İ Koyuncu, *Kriptolojik Uygulamalar İçin FPGA Tabanlıyeni Kaotik Osilatörlerin ve Gerçek Rasgele Sayıreteçlerinin Tasarımıve Gerçeklenmesi* (Fen Bilimleri Enstitüsü, Doktora Tezi, Sakarya Üniversitesi, 2014)
 58. C. M. Maxfield, FPGA architectures, in: *FPGAs: Instant Access* (Elsevier, 2008), pp. 13–48
 59. ALINX AX7020: Zynq-7000 SoC XC7Z010 FPGA Development Board. Online. <https://www.xilinx.com/products/boards-and-kits/1-t9ddos.html>. Accessed 1 Apr 2021
 60. A.D. John, L.A. Fleisher, Electrocardiography: the ECG. *Anesthesiol. Clin. N. Am.* **24**(4), 697–715 (2006). <https://doi.org/10.1016/j.atc.2006.08.005>
 61. EKG Library LITFL ECG Library Basics. Online. <https://www.litfl.com/ecg-library/>. Accessed: 1 Apr 2021
 62. M. J. Alemzadeh-Ansari, Chapter 3— Electrocardiography, in *Practical Cardiology* (Elsevier, 2017), pp. 17–60
 63. G. Wagner, Electrocardiography, in *Electrophysiological Disorders of the Heart*. ed. by S. Saksena, A.J. Camm, P.A. Boyden, P. Dorian, N. Goldschlager (Churchill Livingstone: Elsevier Inc., London, 2005), pp. 95–128
 64. MIT-BIH Arrhythmia Database v1.0.0. Online. <https://www.physionet.org/content/mitdb/1.0.0/>. Accessed 1 Apr 2021