# PHYSICS OF SEMICONDUCTOR =

# Analytical Drain Current Modeling and Simulation of Triple Material Gate-All-Around Heterojunction TFETs Considering Depletion Regions

C. Usha<sup>*a*,\*</sup> and P. Vimala<sup>*a*</sup>

<sup>a</sup> Department of Electronics and Communication, Dayananda Sagar College of Engineering, Bangalore, Karnataka, India \*e-mail: usha.chintu.dec14@gmail.com

Received May 11, 2020; revised July 7, 2020; accepted August 13, 2020

Abstract—This paper deals with electrostatic behavior of triple-material gate-all-around hetero-junction tunneling field-effect transistors (TMGAA-HJTFET) device. The model is advantageous in apprehending a comparative study with the single-material gate-all-around hetero-junction tunneling field-effect transistors (SMGAA-HJTFET) in terms of surface potential, electric field, drain current, transconductance, and threshold voltage. The surface-potential distribution in partition regions along the channel is solved by using two-dimensional Poisson's equation. By using the drift and diffusion current, drain current is derived, and  $I_{\text{On}}/I_{\text{Off}}$  ratio of 10<sup>11</sup> is gained from analytical modeling and TCAD simulation. Transconductance and threshold voltage are derived from the tunneling current. The proposed model results are validated by the ATLAS TCAD simulation tool.

**Keywords:** drain current, surface potential, electric field, TFETs, TCAD simulation **DOI:** 10.1134/S1063782620120398

#### 1. INTRODUCTION

Tunnel field-effect transistors (TFETs) have drawn attention of semiconductor academic researchers and industry for their loftier performance in subthreshold region. TFET devices operate based on band-to-band tunneling principle, which significantly improves the switching of On and Off states at lower voltages. Compared with the metal oxide-semiconductor fieldeffect transistor (MOSFETs), TFETs has low subthreshold swing (i.e., below 60 mV/dec), high  $I_{On}/I_{Off}$ ratio, low Off-state current, low leakage power consumption, and better immunity of short-channel effects [1-3]. The On-current performance of the TFET device is low due to small tunneling efficiency of electrons in larger band gap than the conventional MOSFET devices [4]. Thus, to improve On-current performance many device models are proposed and analytically explored. Based on source, depletion charge and mobile charges are analyzed for the device double-gate TFET (DG-TFET) [5, 6]. Gate engineering with materials having different work function contributed significant control over short-channel effects, some studies dealt with dual material and triple material [7-10] in recent years.

Gate-all-around nanowire TFETs lead to steeper subthreshold slope due to high-level control of gate as field lines get originated from the drain that can't pen[11, 12]. Nanowire TFETs with efficient gate along with channel engineering of different work function materials are proposed to improve the On-current performance; steep subthreshold slope, reduced DIBL, and threshold voltage roll-off [13-15]. Hetero-junction TFETs lead to increased On-drain current performance due to shorter tunneling width at source-tochannel junction [16]. The electrostatic parameters such as channel potential, electric field, drain current using band-to-band tunneling generation rate, and shortest channel length, transconductance, and threshold voltage of SiO<sub>2</sub>high-k stacked DG-TFET by considering the depletion regions. High-k is stacked over SiO<sub>2</sub> assumed as the dielectric to avoid the lattice mismatching between silicon and high-k dielectric below the gate electrode [17]. Furthermore, it has been analyzed that  $I_{On}$  current

etrate into the channel, and get terminated at the gate

performance can be improved using the nanowire device. Hence, in this view, the proposed device TM GAA-HJTFET has been modeled by using three different materials gate engineering as different regions along with depletion regions. This paper captures the salient features such as surface potential derived from Poisson's equation using parabolic approximation method, electric field, drain current using Kane's Model, transconductance, and threshold voltage.



**Fig. 1.** 3D structure of triple-material GAA-HJTFET and schematic cross-sectional view of triple-material GAA-HJTFET.

### 2. DEVICE STRUCTURE

Figure 1 represents the three dimensional structural view of Triple Material GAA-HJTFET (TMGAA-HJTFET).

Source length of 20 nm and material used is germanium with a doping concentration of  $N_1 = 1 \times 10^{20} \text{ cm}^{-3}$ , channel length is 50 nm with a doping concentration of  $N_2 = 1 \times 10^{16} \text{ cm}^{-3}$ , drain length is 20 nm and material used is silicon with doping concentration of  $N_3 = 5 \times 10^{18} \text{ cm}^{-3}$ , which is assumed in this model. In the cross-sectional schematic view of the TMGAA-HJTFET device, regions are considered for depletion regions and the three materials used for gate which are represented as  $R_1$ ,  $R_2$ ,  $R_3$ ,  $R_4$ , and  $R_5$  with respective lengths of  $L_1$ ,  $L_2$ ,  $L_3$ ,  $L_4$ , and  $L_5$ .

# 3. MODEL FORMULATION

For analytical modeling, the cross-sectional schematic view of TMGAA-HJTFET is considered due to its potential distribution in *r*-direction which is same

SEMICONDUCTORS Vol. 54 No. 12 2020

as the DG-TFET shown in Fig. 1. *z* and *r* quantities are considered along the channel length; other parameters include oxide thickness ( $t_{ox}$ ). Silicon thickness ( $2t_{Si}$ ), work functions of three materials ( $\phi_{m1}, \phi_{m2}, \phi_{m3}$ ).  $\psi_0, \psi_1, \psi_2, \psi_3, \psi_4$ , and  $\psi_5$  are the junction potentials are z = 0,  $z_1 = L_1$ ,  $z_2 = L_1 + L_2$ ,  $z_3 = L_1 + L_2 + L_3$ ,  $z_4 = L_1 + L_2 + L_3 + L_4$ , and  $z_5 = L_1 + L_2 + L_3 + L_4 + L_5$ .

# 3.1. Analytical Modeling of Surface Potential

The surface potential distribution function along the channel regions  $R_i$  is considered as  $\psi_i(r, z)$ , where i = 1, 2, 3, 4, 5. The two-dimensional (2D) Poisson's equation for the gate-all-around is given as

$$\frac{1}{r}\frac{\partial}{\partial r}\left(r\frac{\partial\psi_{i}(r,z)}{\partial r}\right) + \frac{\partial^{2}\psi_{i}(r,z)}{\partial z^{2}}$$

$$= -\frac{qNi}{\varepsilon_{\rm Si}}, \quad i = 1, 2, 3, 4, 5.$$
(1)

The doping concentrations of source ( $N_{\rm Src} = 1 \times 10^{20} \,{\rm cm}^{-3}$ ), channel ( $N_{\rm Ch} = 1 \times 10^{16} \,{\rm cm}^{-3}$ ), and drain ( $N_2 = 5 \times 10^{18} \,{\rm cm}^{-3}$ ) are assumed, respectively, to improve the  $I_{\rm On}/I_{\rm Off}$  current ratio. *q* is the electron charge and  $\varepsilon_{\rm Si}$  is the silicon permittivity. 2D potential distribution  $\psi_i(r, z)$  in region  $R_i$  can be approximated using parabolic approximation method given as

$$\psi_i(r, z) = a_{0i}(z) + a_{1i}(z)r + a_{2i}(z)r^2,$$
  
where  $i = 1, 2, 3, 4, 5.$  (2)

 $a_{0i}(z)$ ,  $a_{1i}(z)$  and  $a_{3i}(z)$  are arbitrary functions of z, defined by the boundary conditions [18]:

1. 
$$\psi_i(r, z)|_{r=R} = \psi_s(z),$$
 (3)

$$2. \left. \frac{\partial \psi_i(r, z)}{\partial r} \right|_{r=0} = 0, \tag{4}$$

٦

3. 
$$\frac{\partial \Psi_i(r,z)}{\partial r}\Big|_{r=R} = \frac{\varepsilon_{\text{ox}}}{\varepsilon_{\text{Si}}R}\left|\frac{\Psi_G - \Psi_s(z)}{\ln\left(1 + \frac{t_{\text{ox}}}{R}\right)}\right|,$$
 (5)

Г

where  $\Psi_G = V_{GS} - \phi_m + \chi + E_g/2$  and i = 1, 2, 3, 4, 5 for five different regions, gate work function  $\phi_{m1} = 4.05$  eV (Zr),  $\phi_{m2} = 4.2$  eV (Al), and  $\phi_{m3} = 4.6$  eV (Cu), electron affinities  $\chi$  of 4.0 eV (Ge) and 1.12 eV (Si), energy band gaps  $E_g$  are 0.67 eV (Ge) and 1.12 eV (Si),  $V_{GS}$  is the gate-to-source voltage,  $t_{ox}$  is the oxide thickness,  $t_{Si}$  is the silicon thickness ( $R = t_{Si}$ ), and  $\varepsilon_{ox}$  is the silicon dioxide permittivity.

Using Eq. (3) to solve Eq. (5), we obtain

$$a_{0i} = \Psi_s(z) - \frac{\varepsilon_{\text{ox}}}{2\varepsilon_{\text{Si}}} \left[ \frac{\Psi_G - \Psi_s(z)}{\ln\left(1 + \frac{t_{\text{ox}}}{R}\right)} \right], \tag{6}$$

$$a_{1i} = 0, \tag{7}$$

$$a_{2i} = \frac{\varepsilon_{\text{ox}}}{2\varepsilon_{\text{Si}}R^2} \left[ \frac{\psi_G - \psi_s(z)}{\ln\left(1 + \frac{t_{\text{ox}}}{R}\right)} \right].$$
(8)

The channel potential  $\psi_i(r, z)$  and surface potential  $\psi_{s,i}(z)$  are related as  $\psi_{s,i}(z) = \psi_i(\pm t_{Si}/2, z)$ .

From Eqs. (6)-(8), we can deduce that

$$\Psi_{i}(r,z) = \Psi_{0i}(z) + \left(\frac{r^{2}}{\lambda^{2}R^{2}} - \frac{1}{\lambda^{2}}\right)(\Psi_{G} - \Psi_{0i}(z)), \quad (9)$$

$$\psi_{s,i}(z) = \psi_{0i}(z) + \left(\frac{t_{\rm Si}^2}{4\lambda^2 R^2} - \frac{1}{\lambda^2}\right)(\psi_G - \psi_{0i}(z)), \quad (10)$$

where  $\psi_{0i}(z) = \psi_i(0, z)$ , i.e., when radius r = 0.

At r = 0, 2D Poisson's equation (1) is written as

$$\frac{1}{r}\frac{\partial}{\partial r}\left(r\frac{\partial\psi_{i}(r,z)}{\partial r}\right)\Big|_{r=0} + \frac{\partial^{2}\psi_{i}(r,z)}{\partial z^{2}}\Big|_{r=0} = -\frac{qNi}{\varepsilon_{\rm Si}}\Big|_{r=0}.$$
 (11)

Substituting Eq. (2) in Eq. (11), differential equation is gained in terms of center potential as

$$\frac{\partial^2 \Psi_{0i}(z)}{\partial^2 z} - \eta_i^2 \Psi_{0i}(z) = -\eta_i^2 P_i,$$
 (12)

where

$$P_i = \frac{qNi}{\eta_i^2 \varepsilon_{\rm Si}} + \psi_G,$$

and  $\eta_i^2 = \frac{4}{\lambda^2 R^2}$ .

The general solution of Eq. (12) is

$$\psi_{0i}(z) = A_i \exp(\eta_i(z - z_{i-1})) + B_i \exp(-\eta_i(z - z_{i-1})) + P_i,$$
(13)

where

$$A_{i} = \frac{1}{2\sinh\eta_{i}L_{i}} [\psi_{i-1}(z)\exp(-\eta_{i}L_{i}) - \psi_{i}(z) - P_{i}(\exp(-\eta_{i}L_{i}) + 1)],$$
(14)

$$B_{i} = \frac{1}{2\sinh\eta_{i}L_{i}} [\psi_{i-1}(z)\exp(\eta_{i}L_{i}) - \psi_{i}(z) - P_{i}(\exp(\eta_{i}L_{i}) + 1)],$$
(15)

 $L_i = z_i - z_{i-1}$  is the length of region  $R_i$  (i = 1, 2, 3, 4, 5) and  $i = \Psi_{s,i}(z_i)$  is surface potential at  $z = z_i$  as shown in Fig. 1. By applying the boundary conditions, the surface potential across the regions is obtained [18]

$$\Psi_0 = \Psi_1(r, 0) = V_{\text{bis}},$$
(16)

$$\Psi_5 = \Psi_5(r, L_1 + L_2 + L_3 + L_4 + L_5) = V_{\text{bis}} + V_{\text{DS}},$$
 (17)

where

$$V_{\text{bis}} = -\frac{1}{q} [(\chi_1 - \chi_2) + 0.5(E_{g1} - E_{g2}) + qV_T \ln(N_1/n_i)]$$

is built-in potential.

 $\psi_0$ ,  $\psi_1$ ,  $\psi_2$ ,  $\psi_3$ , and  $\psi_4$  are intermediate surface potentials obtained by using continuity of lateral electric field property such as [18]

$$|\Psi_{s,i}(z)|_{z=z_i} = |\Psi_{s,i+1}(z)|_{z=z_i},$$
 (18)

$$\frac{\partial \psi_{s,i}(z)}{\partial z}\Big|_{z=z_i} = \frac{\partial \psi_{s,i+1}(z)}{\partial z}\Big|_{z=z_i}.$$
(19)

Using Eqs. (18) and (19) in (10) along with (13)-(15), we obtain the intermediate potentials

$$\Psi_{i} = \frac{1}{y_{i}} \left[ \frac{(x-1)}{\sinh \eta i L i} \{ \eta_{i} \Psi_{i-1} + \eta_{i} P_{i} (1 + \cosh \eta_{i} L_{i}) - P_{i+2} \sinh \eta_{i} L_{i} \} + x \Psi_{G} \right],$$

$$(20)$$

where

$$x = \left(\frac{t_{\text{Si}}^2}{4\lambda^2 R^2} - \frac{1}{\lambda^2}\right),$$
  
$$y_i = \lfloor 1 - \eta_i (x - 1) \coth \eta_i L_i \rfloor, \quad i = 1, 2, 3, 4.$$

# 3.2. Modeling of Electric Field

The vertical and lateral electric field  $E_{ri}(r, z)$  and  $E_{zi}(r, z)$  are obtained by differentiation of potential Eqs. (2) and (13)

$$E_{ri}(r,z) = 2ra_{2i}(z),$$
 (21)

$$E_{zi}(r,z) = -\frac{\partial \Psi_i(r,z)}{\partial z} = \eta_i [-A_i \exp(\eta_i(z-z_{i-1})) + B_i \exp(-\eta_i(z-z_{i-1}))].$$
(22)

#### 3.3. Lengths of Depletion Regions

The lengths of regions  $R_1$  and  $R_5$  denoted as  $L_1$  and  $L_5$  can be calculated by  $E_r = 0$  at  $r = r_0$  and  $r = r_2$  before deriving potentials  $\psi_2$  and  $\psi_3$ . Due to the complexity of the calculations, simple approximation can be done separately by considering source-channel and drain-channel regions shown below using [18] and [20]

$$L_{1} = \sqrt{2\varepsilon_{\rm Si}(P_{2} - \psi_{0})/(qN_{1})},$$
 (23)

$$L_{5} = \sqrt{2\varepsilon_{\rm Si}(\psi_{5} - P_{2})/(qN_{3})}.$$
 (24)

Since  $P_2$  is dependent on  $V_{GS}$ ,  $L_1$  and  $L_5$  values are smaller than the DG-TFET and also dependent on  $V_{GS}$ .

SEMICONDUCTORS Vol. 54 No. 12 2020

# 3.4. Modeling of Drain Current

In forward bias condition, the drain current equation can be obtained by Kane's equation

$$I_D = q \int_{\text{volume}} A_{\text{Kane}} E_Z(r, z) E_{\text{avg}}^{\alpha - 1} \cdot \exp\left(-\frac{B_{\text{Kane}}}{E_{\text{avg}}}\right) dV.$$
(25)

In reverse bias condition, the drain current can be stated as the addition of drift and diffusion current for all the regions [21-23]

$$I_{\text{Drift},i} = W\mu_i(z)Q_{1i}(z)\frac{d\psi_{s,i}(z)}{dz},$$
(26)

$$I_{\text{Diff}i} = W\mu_i(z)V_T \frac{dQ_{\text{I}i}(z)}{dz},$$
(27)

where  $V_T$ , W,  $Q_{Ii}(z)$ , and  $\mu_i(z)$  are thermal voltage, width of the channel, inversion layer charge carriers, and carrier mobility, respectively, for i = 1, 2, 3, 4, 5, given by [21–23].

$$\mu_{i}(z) = \frac{\mu_{0}}{\sqrt{\left[1 + \left(\frac{E_{j}(z)}{E_{c}}\right)^{2}\right]}},$$
(28)

$$Q_{\rm Ii}(z) = 2(Q_{\rm Si}(z) - Q_{\rm Di}),$$
 (29)

$$E_j(z) = \frac{C_{\rm ox}(\Psi_D - \Psi_{s,i}(z))}{\varepsilon_{\rm Si}},$$
(30)

$$E_c = 6.01 \times 10^2 T^{3/2}, \tag{31}$$

$$Q_{si}(z) = C_{ox}(\psi_G - \psi_{s,i}(z)),$$
 (32)

$$Q_{Di} = C_{\rm ox}(\phi_{\rm F} - V_{\rm Th} - V_{\rm fbi}), \qquad (33)$$

where  $E_c$ ,  $\mu_0$ ,  $E_j(z)$ ,  $Q_{si}(z)$ , and  $Q_{Di}$  represents critical electric field, low carrier mobility, electric field, surface charge, and depletion layer charge, respectively. Substituting Eqs. (32) and (33) in Eq. (29), the inversion charge is obtained as

$$Q_{\mathrm{l}i}(z) = 2C_{\mathrm{ox}} \lfloor V_{GS} - \psi_{s,i}(z) - \phi_{\mathrm{F}} + V_{\mathrm{Th}} \rfloor.$$
(34)

Integrating Eq. (26) on both sides and substituting Eqs. (30) and (34) obtains

$$\times \begin{bmatrix} \sum_{L_{i-1}^{*}}^{L_{i}^{*}} I_{\text{Drift}} dz = \int_{\Psi_{s,i-1}}^{\Psi_{s,i}} W \mu_{0} \\ \times \begin{bmatrix} \frac{2C_{\text{ox}}(V_{GS} - \Psi_{s,i}(z) - \phi_{\text{F}} + V_{\text{Th}})}{\sqrt{\left[1 + \left(\frac{E_{i}(z)}{E_{c}}\right)\right]}} \end{bmatrix} d\Psi_{s,i},$$
(35)

where

$$\Psi_{s,i-1}(z) = \Psi_{s,i}(z)|_{Z=L_{i-1}^*}, \text{ where } i = 1, 2, 3, 4, 5, 6,$$

SEMICONDUCTORS Vol. 54 No. 12 2020

$$L_0^* = 0, \quad L_1^* = L_1, \quad L_2^* = L_1 + L_2,$$
  
 $L_3^* = L_1 + L_2 + L_3, \quad L_4^* = L_1 + L_2 + L_3 + L_4,$   
and  $L_5^* = L_1 + L_2 + L_3 + L_4 + L_5.$ 

From Eq. (35), we obtain

$$I_{\text{Drift}i} = -\frac{X_4}{L_i - L_{i-1}} \left[ (X_3 - X_1) \ln \left\{ \frac{\sqrt{X_2^2 + (\Psi_{s,i}(z) - X_3)^2} + (\Psi_{s,i}(z) - X_3)}{\sqrt{X_2^2 + (\Psi_{s,i-1}(z) - X_3)^2} + (\Psi_{s,i-1}(z) - X_3)} \right\} (36)$$
  
+  $\left\{ \sqrt{X_2^2 + (\Psi_{s,i}(z) - X_3)^2} - \sqrt{X_2^2 + (\Psi_{s,i-1}(z) - X_3)^2} \right\} \right],$ 

where

$$X_{1} = V_{GS} + V_{Th} - \phi_{F},$$

$$X_{2} = \frac{\varepsilon_{Si} \cdot E_{c}}{C_{ox}},$$

$$X_{3} = V_{fbi} - V_{GS},$$

$$X_{4} = 2\varepsilon_{Si}\mu_{0}WE_{c}.$$

Now, integrating Eq. (27) on both sides

$$\int_{L_{i-1}^{*}}^{L_{i}^{*}} I_{\text{Drift}i} dz = \int_{Q_{\text{I}i-1}}^{Q_{\text{I}i}} \left| \frac{W \mu_0 V_T}{\sqrt{\left[1 + \left(\frac{E_i(z)}{E_c}\right)\right]}} dQ_{\text{I}i} \right|, \quad (37)$$

where

$$Q_{I_{i-1}} = Q_{I_i}(z)\Big|_{z=L_{i-1}^*}, \text{ where } i = 1, 2, 3, 4, 5, 6,$$

$$I_{\text{Drift}i} = -\frac{X_7}{L_i - L_{i-1}}$$

$$\times \left[ \ln \left\{ \frac{\sqrt{X_6^2 + (Q_{I_i}(z) - X_5)^2 + (Q_{I_i}(z) - X_5)}}{\sqrt{X_6^2 + (Q_{I_i-1}(z) - X_5)^2 + (Q_{I_i-1}(z) - X_5)}} \right\} \right],$$
(38)

where

$$\begin{split} X_5 &= 2C_{\rm ox}[\phi_{\rm F} + V_{\rm Th} - V_{\rm fbi}],\\ X_6 &= 2\varepsilon_{\rm Si} \cdot E_c, \end{split}$$

 $X_7 = 2\varepsilon_{si} \cdot E_c W V_T \cdot \mu_0.$ The drain to source current can be written as [21]

$$I_{DS} = \sum_{i=1}^{5} [I_{\text{Drift}i} + I_{\text{Diff}i}].$$

# 4. RESULT AND DISCUSSION

The results for the proposed model of surface potential, electric field, drain current, transconduc-



Fig. 2. Comparison of surface potential distribution  $\psi_{s,i}$  along the lateral length of the channel (z) for TM GAA-HJTFET with SM GAA-HJTFET at  $V_{DS} = 1$  V.



Fig. 3. Surface potential distribution  $\psi_{s,i}$  along the lateral length of the channel (z) for different  $V_{GS} = 0, 0.5, \text{ and } 1 \text{ Vat } V_{DS} = 1 \text{ V.}$ 

tance, and threshold voltage are validated by using the TCAD SILVACO tool. The procedure followed to obtain the results for the device simulation is (1) Defining mMesh points with spacing, (2) Defining regions, (3) Defining physics models, (4) Defining method of solution (Newton), (5) Defining bias voltages (gate and drain voltages), 6) Extracting and plotting the data. The following models are used in defining physics models: BOLTZMANN, FERMI, BGN, CONMOB, CVT, SRH, CONSRH, IMPACT SELB, BBT.STD, KANE, and BBT.KL.

Figure 2 shows the surface potential distribution along the channel comparision plot, the surface potential of TM GAA-HJTFET is high compared to the SM GAA-HJTFET, we observe that the tunneling width across the source-channel junction is less for TM GAA-HJTFET. Thus, the surface potential gets increased due to increase in the tunneling rate of electrons at source–channel junction.

Figure 3 represents the surface potential distribution along the channel for different gate biases at  $V_{DS} = 1$  V.

It is observed that when gate bias is applied, surface potential from the source increases linearly and becomes steeper with increase in biasing due to decrease in the tunneling width of the source channel junction. Linear increase at the source channel junction improves the electric field and band-to-band tunneling generation rate.

Figure 4 depicts the surface potential variation along the channel for drain control regime at  $V_{GS} =$ 1 V, it is studied that increase in drain to source voltage

SEMICONDUCTORS Vol. 54 No. 12 2020



Fig. 4. Surface potential distribution along the channel for different  $V_{DS} = 0.2, 0.6, \text{ and } 1 \text{ V at } V_{GS} = 1 \text{ V}.$ 



Fig. 5. Electric field profile comparision plot of TM GAA-HJTFET and SM GAA-HJTFET.



Fig. 6. Comparision of the drain current  $I_D$  vs.  $V_{GS}$  of TMGAA-HJTFET and SMGAA-HJTFET.

SEMICONDUCTORS Vol. 54 No. 12 2020

increased the potential at drain channel junction, there by increasing the electric field and band to band tunneling generation rate at drain channel junction.

Figure 5 shows the comparison plot of lateral and vertical electric field of the proposed model with SM GAA-TFET, it is observed that the electric field profile of the proposed model device is high at the source channel junction due to the increase in tunneling rate of electrons from valence band to conduction band.

I(V) characteristic of the proposed model is shown in Fig. 6.

It is studied that the Off current  $I_{\text{Off}}$  is low due to the barrier created by the forbidden gap that prevents the tunneling of electrons at Off state. On-state current is high due to enhanced electrostatic control of cylindrical gate which reduces the short channel effects and subthreshold swing.

#### 5. CONCLUSIONS

A two-dimensional analytical model of TMGAA-HJTFET is modeled for different parameters such as surface potential, electric field, drain current, transconductance, and threshold voltage by derivative method by considering five depletion regions. The surface potential is modeled using parabolic approximation method for five regions. The electric field components are used to calculate drift and diffusion current. It is observed that the  $I_{On}/I_{Off}$  ratio is improved high compared with SMGAA-HJTFET. The proposed model of TMGAA-HJTFET predicts the device electrostatic characteristics on different parameters to gain intuition on device physics. Results obtained are found to be in good agreement with TCAD ATLAS-based simulation results of the proposed device.

#### ACKNOWLEDGMENTS

This work was supported by Women Scientist Scheme-A, Department of Science and Technology, New Delhi, Government of India, under the Grant SR/WOS-A/ET-5/2017.

#### CONFLICT OF INTEREST

The authors declare that they have no conflict of interest.

#### REFERENCES

1. A. C. Seabaugh and Q. Zhang, Proc. IEEE **98**, 2095 (2010).

- 2. Y. C. Woo, B.-G. Park, J. D. Lee, and T.-J. King Liu, IEEE Electron Dev. Lett. **28**, 743 (2007).
- 3. K. K. Bhuwalka, J. Schulze, and I. Eisele, IEEE Trans. Electron Dev. **52**, 909 (2005).
- G. F. Jiao, Z. X. Chen, H. Y. Yu, X. Y. Huang, D. M. Huang, N. Singh, G. Q. Lo, D.-L. Kwong, and M.-F. Li, in *Proceedings of the IEEE International Electron Devices Meeting (IEDM)* (2009), p. 741.
- 5. A. Pan and C. O. Chi, IEEE Electron Dev. Lett. **33**, 1468 (2012).
- 6. L. Zhang, X. Lin, J. He, and M. Chan, IEEE Trans. Electron Dev. **59**, 3217 (2012).
- C. Usha and P. Vimala, in Proceedings of the International Conference on Innovations in Information, Embedded and Communication Systems, Coimbatore, Tamilnadu, India, 2015, p. 72.
- R. Vishnoi and M. J. Kumar, IEEE Trans. Electron Dev. 61, 1936 (2014).
- 9. P. Pandey, R. Vishnoi, and M. J. Kumar, J. Comput. Electron. 14, 280 (2015).
- T. S. A. Samuel and S. Komalavalli, J. Nano Res. 54, 146 (2018).
- Q. Shao, C. Zhao, C. Wu, J. Zhang, L. Zhang, and Z. Yu, in *Proceedings of the International Conference on Electron Devices and Solid State Circuit (EDSSC)*, 2013, p. 1.
- 12. R. Vishnoi and M. J. Kumar, IEEE Trans. Electron Dev. **61**, 2599 (2014).
- 13. A. Zhan, J. Mei, L. Zhang, H. He, J. He, and M. Chan, in *Proceedings of the International Conference Electron Devices, Solid State Circuit (EDSSC), 2012*, p. 1.
- 14. R. Vishnoi and M. J. Kumar, IEEE Trans. Electron Dev. **61**, 2264 (2014).
- 15. C. Usha and P. Vimala, J. Nano Res. 55, 75 (2018).
- 16. C. Usha, P. Vimala, T. S. Arun Samuel, and M. Karthigai Pandian, J. Comput. Electron. **19**, 1144 (2020).
- C. Usha and P. Vimala, AEUE Int. J. Electron. Commun. (2019). https://doi.org/10.1016/j.aeue.2019.152877
- 18. S. Kumar, E. Goel, K. Singh, B. Singh, M. Kumar, and S. Jit, IEEE Trans. Electron Dev. **63**, 3291 (2016).
- 19. S. M. Sze, *Physics of Semiconductor Devices* (Wiley, New York, 1981).
- M. Garcia Bardon, H. P. Neves, and R. Puers, and C. van Hoof, IEEE Trans. Electron Dev. 57, 827 (2010).
- 21. Md. Arafat Mahmud and S. Subrina, J. Comput. Electron. 15, 525 (2016).
- 22. Y. Tsividis, *Operation and Modelling of The MOS Transistor*, 2nd ed. (McGraw-Hill, New York, 1989).
- 23. A. Akers, Solid State Electron. 23, 173 (1989).