



OPEN

# A single-phase direct buck-boost AC–AC converter with minimum number of components

Fawzy Adel , Azza E. Lashine, Awad E. El-Sabbe & Dina S. M. Osheba


In this paper, a single-phase direct pulse width modulation (PWM) buck-boost AC–AC converter is proposed. The proposed converter utilizes a minimum number of semiconductor switches and passive components that decreases the converter power losses and offers high efficiency. It can be operated with simple PWM control and doesn't require soft-commutation strategies. It does not suffer from input source shoot-through and commutation problems. Moreover, it supplies both continuous input and output currents. The common sharing ground of the input and output gives the proposed converter the feature that it can be utilized for voltage sag and swell compensation. A comparison of the proposed converter performance with similar existing converters is presented. Also, detailed circuit analysis, component design guidelines, and simulation results using the MATLAB/Simulink environment are demonstrated. A laboratory prototype has been built and tested to validate the converter performance and confirm the results obtained by computer simulation.

The AC–AC converters have a sensitive role in industry as they are commonly utilized in some industrial applications, such as induction machine adjustable speed drives, dynamic voltage restorers (DVRs), compensation of voltage sag and swell, lightning control, and electric heaters. Due to their vital role, there is a continuous study and a growing interest in the development of AC–AC converters. Traditionally, the AC–AC conversion was achieved by the AC thyristor controllers that employ the phase angle control to get the desired output voltage. These circuits suffer from many drawbacks, such as low input power factor, large total harmonic distortion, low efficiency, and the need for large passive filters<sup>1–5</sup>.

The PWM converters introduced in<sup>6–11</sup> overcome the drawbacks of the AC thyristor controllers as they provide a method to solve the commutation problems and offer higher efficiency than the AC thyristor controllers. In<sup>6</sup>, a PWM converter is introduced that offers inverting and non-inverting output voltage and the commutation problems are solved by using the switching cell structure and coupled inductors. The converter introduced in<sup>7</sup> is a modification for that introduced in<sup>6</sup>. It is implemented by using the Z-source impedance that offers a safe commutation and provides a wider range of the output voltage. Moreover, the converters introduced in<sup>8–11</sup> are a modification of those introduced in<sup>6,7</sup>, and also, they are immune from commutation problems. In<sup>8</sup>, they eliminate the filter inductor from the switching cell AC–AC converters by using magnetic integration. In<sup>9</sup>, a number of separate units of switching cell structure multilevel AC–AC converter are connected in series to attain high voltage levels. Also, the use of switching cell structure multilevel AC–AC converter as a dynamic voltage restorer is introduced in<sup>11</sup>.

In recent years, the pulse width modulation (PWM) AC–AC converters have already attracted a lot of attention, mainly due to their high efficiency, simple structure, better power factor, lower harmonics, ease of control and smaller input/output filter requirements compared to the AC thyristor controllers.

The PWM AC–AC converters are divided into three categories: direct AC–AC converters, indirect AC–AC converters, and matrix converters. Both the indirect and matrix converters can adjust both the output voltage and frequency. The indirect AC–AC converters have a two-stage power conversion of AC–DC and DC–AC. In addition, they need a large DC-link capacitor and filter inductors, which increase their size, cost, and power losses<sup>12–15</sup>. The matrix converters require a higher number of semiconductor switches, leading to low efficiency and high size and cost. Moreover, it suffers from severe commutation problems due to the dead time and overlap time between the semiconductor switches<sup>16–19</sup>. The direct AC–AC converter is a single-stage power conversion that can adjust the output voltage without any need for the bulky short-life DC-link capacitor, thus it is preferred for applications that require only a regulation in the output voltage due to its single stage conversion, smaller size, high efficiency, and low cost<sup>1,5,20</sup>.

Electrical Engineering Department, Faculty of Engineering, Menoufia University, Shebin El-Kom 32511, Egypt.  
email: fawzy.adel@sh-eng.menofia.edu.eg

The traditional direct AC–AC converters have been developed from the traditional DC–DC converters by replacing the unidirectional switches with bidirectional switches. They also include buck, boost, buck-boost and Cuk converters<sup>21–23</sup>. All of these topologies suffer from commutation problems due to the overlap-time and dead-time between the complementary switches. The overlap and dead time cause current and voltage spikes that damage the semiconductor switches.

Another category of AC–AC converters is the impedance-source (Z-source) AC–AC converters. The Z-source concept was extended to AC–AC conversion for the first time in<sup>2</sup>. The Z-source AC–AC converter introduced in<sup>2</sup>, can buck and boost the input voltage by using the impedance source network, but it suffers from commutation problems. A family of conventional Z-source AC–AC converters is introduced in<sup>3</sup> and they can buck and boost the input voltage and require a complex switching strategy as a method for solving the commutation problems. In<sup>4,5</sup> a quasi-Z-source and a modified quasi-Z-source AC–AC converter were developed to overcome the drawbacks of the conventional Z-source AC–AC converter in<sup>2,3</sup>.

In<sup>24</sup>, single-phase direct AC–AC converters are implemented by replacing the bidirectional switches of the traditional PWM AC–AC converters with the switching cell structure and the coupled inductor. Although this method solves the commutation problem and eliminates the reverse recovery problems, these converters suffer from circulating current components that increase conduction loss, switching loss, and current stresses for the switching devices in the converter, which lead to efficiency degradation. In<sup>25</sup>, a group of single-phase direct PWM AC–AC converters are designed to overcome the disadvantages of the SC AC–AC converters in<sup>24</sup>. They eliminate the circulating currents and decrease the magnetic volume of the coupled inductors by replacing the coupled inductors with small inductors. However, they also use a complementary PWM strategy, so benefits such as lower input and output harmonics, lower THDs, and smaller size of the required filters were lost. The use of the switching cell structure in<sup>24,25</sup> increases the number of switches and passive components that increase the converter size and power losses.

A single-phase buck-boost AC–AC converter is introduced in<sup>26</sup>. It requires two inductors, four switches and four external diodes. This converter is operated by a complex commutation strategy and requires two capacitors to provide current paths during dead time and to solve commutation problems.

In<sup>27</sup> a Z-source AC–AC converter is obtained by replacing the inductors of the converter of<sup>26</sup> with the coupled -inductor-based Z-source impedance networks. This converter is implemented by four semiconductor switches and four diodes. It also requires two capacitors, each of them connected across two switches to reduce the commutation spikes. All the above converters require a large number of semiconductor switches and passive components that increase the converter's size and cost and decrease its efficiency.

The two converters in<sup>28,29</sup> have high efficiency, quasi-continuous input and output currents, and a lower size of reactive components. Despite their advantages, the two converters employ a high number of semiconductor switches and a high number of reactive components, as they are implemented by two main inductors, two main capacitors and six semiconductor switches. In addition to a high number of switches operated with high frequency in each mode of operation that increasing the circuit losses.

A single-phase direct-buck AC–AC converter for grid voltage compensation is introduced in<sup>30</sup>, which needs a large number of components. Six semiconductor switches, six diodes, one inductor, and one capacitor are used in this topology. The direct AC–AC converter also can be utilized as a line-frequency-isolation flexible AC-link converter for voltage compensation and power flow control, as introduced in<sup>31</sup>. There are many studies are carried out to achieve better controllability and flexibility in AC–AC converters. In<sup>32</sup>, an arbitrary two-phase input voltage based AC voltage synthesis method and the corresponding modulation strategy for direct AC–AC power conversion is introduced. By using this method, the frequency, amplitude, and phase modulation for direct ac–ac power conversion are realized.


In this paper, a single-phase direct AC–AC converter that can operate as a voltage buck-boost converter is proposed. The proposed converter requires a minimum number of switches (four switches), and a minimum number of passive components (one inductor and one capacitor). In each mode of operation, there is only one switch that operates with the body diode of another switch, which decreases the circuit losses. The proposed converter doesn't suffer from any commutation problems, as the supply current is continuous and there is a path for the supply and inductor currents in all times. Also, there isn't any risk of the input source shoot through even if all switches are turned on at the same time. Therefore, it doesn't require complex safe-commutation strategies and operates with a simple switching control. The common sharing ground provides the feature to measure the voltage difference between the input and output voltages and then detect the voltage variation due to voltage sags or swells. This is a critical feature of proposed AC–AC converter that enables it to provide voltage regulation and compensation for voltage sag and swell.

## The proposed converter


**Circuit topology.** The circuit configuration of the proposed direct buck-boost AC–AC converter is shown in Fig. 1. It is implemented with four switches ( $S_1$ – $S_4$ ), one inductor ( $L_1$ ), and one capacitor ( $C_1$ ). The required input inductor and output capacitor filters are represented by  $L_{in}$  and  $C_{out}$ , respectively.

**Switching strategy.** The gating signals are generated by a conventional carrier-based pulse-width modulation (PWM) method, as shown in Fig. 2. Where  $D$  is the duty cycle and  $T_s$  is the switching time period.

The PWM signal goes to the gates of the switches  $S_1$  and  $S_2$ , while its complementary goes to the gates of  $S_3$  and  $S_4$ , as shown in Fig. 2. There are two modes of operation during each half cycle of the input voltage. There is only one switch ON, and the body diode of another switch is forward biased during each mode of operation. Therefore, it has a continuous current waveform that indicates high current quality.



**Figure 1.** Proposed single-phase direct buck-boost AC-AC converter.



**Figure 2.** Gating signals of the proposed converter.

**Modes of operation.**

(I) During the positive half cycle of the input voltage:

(a) Mode 1 [0- $DT_s$ ]:

Switch  $S_1$  is turned-on during the  $DT_s$  interval, as shown in Fig. 3a, and the body diode of  $S_2$  is forward biased. This formed a path for the capacitor  $C_1$  to discharge its stored energy through the inductor  $L_1$ . The energy is stored in the inductor  $L_1$  from the input source and the capacitor  $C_1$ . Applying KVL to the circuit shown in Fig. 3a in steady state operation, we get


$$v_{L1} = v_{C1} \tag{1}$$

$$v_{C1} = v_{in} \tag{2}$$

where  $v_{in}$  represents the input voltage and the voltage drop across the input filter inductor  $L_{in}$  is neglected.

(b) Mode 2 [ $DT_s$ - $T_s$ ]:

During this mode of operation, the switch  $S_4$  is turned-on, and the body diode of  $S_3$  is forward biased for an interval  $(1-D)T_s$  as shown in Fig. 3b. The energy stored in the inductor  $L_1$  is delivered to



**Figure 3.** Modes of operation of the proposed AC-AC converter (a) Mode 1, (b) Mode 2, (c) Mode 3, (d) Mode 4.

the load. The capacitor  $C_1$  is recharged from the source. Applying KVL to the circuit shown in Fig. 3b, we get

$$v_{L1} = -v_o \tag{3}$$

$$v_{C1} = v_{in} \tag{4}$$

By applying the volt-second balance condition to the voltage across the inductor ( $L_1$ ) from Eqs. (1), (2), and (3), the voltage gain ( $G$ ) of the proposed converter is given by

$$G = \frac{v_o}{v_{in}} = \frac{D}{1 - D} \tag{5}$$

(II) During the negative half cycle of the input voltage

The operation principle of the proposed converter is the same as that in the positive half cycle. The inductor  $L_1$  stored energy from the source and the capacitor  $C_1$  through the path formed by the switch  $S_2$  and the body diode of  $S_1$ , as shown in Fig. 3c. The energy was then discharged into the load via the path formed by the switch  $S_3$  and the body diode of  $S_4$ , as shown in Fig. 3d.

**Parameter’s design of the proposed converter**

The passive components are mainly designed by considering their maximum tolerable current and voltage ripples. The inductor current ripple and capacitor voltage ripple can be obtained from the following equations:

$$v_l = L \frac{\Delta i_l}{\Delta t} \tag{6}$$

$$i_c = C \frac{\Delta v_c}{\Delta t} \tag{7}$$

The inductor maximum tolerable current ripple is taken as a factor  $\alpha\%$  from its maximum rms current  $I_{l-rms}^{max}$ .

$$\Delta I_{L-max} = \alpha I_{l-rms}^{max} \tag{8}$$

Substituting by Eqs. (1), and (8) in Eq. (6), and for maximum inductor current  $I_{l-rms}^{max} = \frac{I_{o-rms}}{1-D}$  the inductor equation will be as follows:

$$L_1 = V_{in-rms} \frac{DT_s(1-D)}{\alpha I_{o-rms}} \quad (9)$$

$$L_1 = D^2 \frac{V_{in-rms}^2}{\alpha f_{sw} P_o} \quad (10)$$

The maximum allowable voltage ripple for the capacitor  $C_1$  is taken as a factor that is defined  $\beta\%$  of the peak voltages across it ( $\Delta v_c = \beta v_c$ ). Substituting by Eq. (4) in (7) for an interval  $(1-D)T_s$ .

$$C_1 = \frac{I_{in}(1-D)}{f_{sw} \beta V_{in-rms}} \quad (11)$$

Considering an ideal circuit then, the capacitor  $C_1$  can be obtained as

$$C_1 = \frac{(1-D)P_o}{\beta f_{sw} V_{in-rms}^2} \quad (12)$$

where  $I_{o-rms}$  is the rms value of the load current,  $P_o$  is the output power, and  $f_{sw}$  is the switching frequency.

For selecting the required ratings of the semiconductor switches of the proposed converter, the peak voltages and currents of the semiconductor switches are calculated from Eqs. (13) and (14).

$$V_{s1-s4(pk)} = \sqrt{2}(V_{in-rms} + V_{o-rms}) \quad (13)$$

$$I_{s1-s4(pk)} = \sqrt{2}(I_{in-rms} + I_{o-rms}) = \sqrt{2} \frac{I_{o-rms}}{1-D} \quad (14)$$

## Calculation of power losses and efficiency

**Power losses calculation.** Conduction losses, switching losses, and blocking losses are the three types of power losses in any semiconductor switch (IGBT or diode). The blocking losses are low compared to the other two parts and can be neglected<sup>33</sup>.

**Conduction losses.** The instantaneous conduction losses in the IGBT ( $P_{cond.IGBT}$ ) are obtained by multiplying the ON state voltage of the switch and the current following through it.

$$\begin{aligned} P_{cond.IGBT}(t) &= [V_{CE0} + R_C \cdot i(t)]i(t) \\ &= V_{CE0} \cdot i(t) + R_C \cdot i(t)^2 \end{aligned} \quad (15)$$

where  $V_{CE0}$  is the zero-current collector-emitter voltage during on-state,  $R_C$  is the collector-emitter resistance during on-state, and  $i(t)$  is the current following through the IGBT that equals the inductor current ( $i_{L1}$ ).

There is only one IGBT operating in each mode of operation, so the total conduction losses for the four IGBTs are equivalent to the conduction losses of a single IGBT if it is continuously operating during the full cycle. The average value of the conduction losses can be given by the integration over a half of the periodic time, as the positive and negative half cycles are similar. The IGBT current is the same as the inductor current ( $i_{L1}$ ), thus the average value of conduction losses can be given as:

$$\begin{aligned} P_{cond.IGBTavg.} &= \frac{1}{\pi} \int_0^{\pi} [V_{CE0} \cdot i(t) + R_C \cdot i(t)^2] d(\omega t) \\ &= V_{CE0} \cdot I_{avg} + R_C \cdot I_{rms}^2 \end{aligned} \quad (16)$$

where  $I_{avg}$ ,  $I_{rms}$  are the average and RMS values of the switch current. Similarly, the average conduction losses of the diode are given as:

$$P_{cond.D.avg.} = V_{D0} \cdot I_{avg} + R_D \cdot I_{rms}^2 \quad (17)$$

where  $V_{D0}$  is the diode zero-current voltage,  $R_D$  is the diode on-state resistance.

The current path is formed by only one IGBT and the body diode of another one during each mode of operation. Therefore, the total conduction losses can be expressed as the sum of the conduction losses for one IGBT and one diode given by Eqs. (16) and (17), respectively.

$$P_{cond.total} = P_{cond.IGBTavg.} + P_{cond.D.avg.} \quad (18)$$

**Switching losses.** The switching losses of the switch ( $P_{sw}$ ) can be expressed as:

$$P_{sw} = (W_{on} + W_{off}) \cdot f_{sw} \quad (19)$$

where  $W_{on}$  and  $W_{off}$  are the energy dissipated during turn-on and turn-off times, respectively<sup>34</sup>. There are two switches that operate respectively during each half cycle, the average switching losses for the proposed converter equal to the sum of the switching losses for the two switches considering that they are turned on and off along the overall cycle.

$$P_{sw.avg} = 2 \cdot (P_{sw}) \quad (20)$$

**Passive components power losses calculation.** The power losses in the input inductor ( $L_{in}$ ), the main inductor ( $L_1$ ), and the main capacitor ( $C_1$ ) can be calculated as:

$$P_{L.in} = R_{L.in} \cdot I_{in-rms}^2 \quad (21)$$

$$P_{L1} = R_{L1} \cdot I_{L1-rms}^2 \quad (22)$$

$$P_{C1} = R_{C1} \cdot I_{C1-rms}^2 \quad (23)$$

where  $R_{L.in}$ ,  $R_{L1}$ , and  $R_{C1}$  are the internal resistance of the input inductor ( $L_{in}$ ), inductor ( $L_1$ ), and the capacitor ( $C_1$ ), respectively.

The total power losses in the passive elements are expressed as:

$$P_{passive.losses} = P_{L.in} + P_{L1} + P_{C1} \quad (24)$$

**Converter efficiency.** The converter output power can be expressed as:

$$P_o = R_o \cdot I_{o-rms}^2 \quad (25)$$

The converter power losses are the summation of the losses in the switches and passive component losses given by Eqs. (18), (20), and (24).

$$P_{Converter\ losses} = P_{cond.total} + P_{sw.avg} + P_{passive.losses} \quad (26)$$

The converter input power can be expressed as:

$$P_{in} = P_o + P_{Converter\ losses} \quad (27)$$

The percentage efficiency of the converter can be calculated from Eqs. (25) and (27) as:

$$Efficiency\% = \frac{P_o}{P_{in}} \times 100 \quad (28)$$

**Calculation of input power factor.** The input power factor (PF) can be obtained as:

$$PF = \frac{P_{in}}{V_{in-rms} I_{in-rms}} \quad (29)$$

## Simulation results

The model of the proposed converter is developed and simulated in the MATLAB/Simulink environment. The circuit performance is evaluated at switching frequency  $f_{sw} = 2$  kHz with converter parameters summarized in Table 1.

Parameters	Value
Capacitor ( $C_1$ )	7 $\mu$ F
Inductor ( $L_1$ )	4.64 mH
Input inductor ( $L_{in}$ )	4 mH
Output capacitor ( $C_{out}$ )	10 $\mu$ F
Input voltage ( $V_{in}$ )	50 $V_{rms}$ /50 Hz
Resistive load ( $R_o$ )	50 $\Omega$
Inductive load ( $R_o$ and $L_o$ )	50 $\Omega$ & 100 mH

**Table 1.** Proposed converter parameters at  $f_{sw} = 2$  kHz.

According to Eq. (5), the proposed converter offers a boost operation when  $D$  is greater than 0.5, and a buck operation when  $D$  is lower than 0.5. The suggested converter was designed and tested at a 2 kHz switching frequency with the parameters shown in Table 1 as it was designed with the available components in the laboratory.

**Simulation results for Resistive load.** The system is powered by a 50 V AC supply and is connected to a resistive load ( $R_o = 50 \Omega$ ).

For boosting mode, the duty ratio is set to 0.65; the input voltage, output voltage, input current, and output current are shown in Fig. 4. It is illustrated that the output voltage equals 92.86 V at an input voltage of 50 V with a voltage gain of 1.857. Moreover, the voltage and current waveforms are continuous. The inductor current ( $i_{L1}$ ), capacitor voltage ( $v_{C1}$ ), and voltage stresses across  $S_1$  and  $S_2$  at  $D = 0.65$  are shown in Fig. 5. The maximum voltage across the switches  $S_1$  and  $S_2$  nearly equals 200 V.

The Total Harmonic Distortion (THD) of the output voltage and the input current are demonstrated, respectively, as shown in Fig. 6. The value of THD for the output voltage is 4.87% and 2.1% for the input current, which are acceptable limits.

In bucking mode, the waveforms of the input and output voltages and currents at the duty ratio of 0.25 for an input voltage of 50 V are displayed in Fig. 7. The output voltage is equal to 16.67; thus, the voltage gain equals to 0.33. Figure 8 depicts the inductor current ( $i_{L1}$ ), capacitor voltage ( $v_{C1}$ ), and the voltages across  $S_1$  and  $S_2$  at  $D = 0.25$ , where the voltage stresses on  $S_1$  and  $S_2$  nearly equal 95 V.

It is indicated from Figs. 5 and 8 that the switches voltage's stress equals the addition of the input and output voltages, as indicated from Eq. (13).

The previous results for the proposed converter and Figs. 4, 5, 6, 7 and 8 indicate the high quality of the input and output voltage and current waveforms with high converter efficiency. They also indicate that the input and output currents are continuous and the THD is within acceptable limits.

**Simulation results for Inductive load.** The simulation results for the proposed converter when supplied by a 50 V AC supply and connected to an inductive load ( $R_o = 50 \Omega$  and  $L_o = 100$  mH) are shown in Figs. 9, 10 and 11.


Figure 9 presents the input and output voltage and current waveforms for boosting mode at  $D = 0.65$ . It is obvious that the input and output currents are semi-continuous and nearly pure sinusoidal waveforms with low THD. The THD for input and output currents equals 2.16% and 0.3%, respectively.

The output voltage for the inductive load case is the same as for the resistive load, and it has the same voltage gain about 1.857.

Also, Fig. 10 indicates that the inductor current ( $i_{L1}$ ), capacitor voltage ( $v_{C1}$ ), and the voltage stresses across  $S_1$  and  $S_2$  are nearly the same as with the resistive load.


The performance of the proposed converter with the inductive load is investigated in bucking mode and the simulation results are given in Fig. 11. The supply current is nearly in-phase with the supply voltage; therefore, the supply power factor is nearly unity.

The proposed converter is redesigned at a higher switching frequency ( $f_{sw} = 60$  kHz) with components listed in Table 2 to achieve higher performance with a smaller size and lower filtering requirements. It will offer high



**Figure 4.** Simulation results of the proposed converter at  $D = 0.65$  and  $f_{sw} = 2$  kHz feeding a resistive load. (a) Input voltage and current. (b) Output voltage and current.





**Figure 5.** Simulation results of the proposed converter at  $D = 0.65$  and  $f_{sw} = 2$  kHz feeding a resistive load. **(a)** Inductor current ( $i_{L1}$ ). **(b)** Capacitor voltage ( $v_{C1}$ ). **(c, d)** Voltage stresses across  $S_1$  and  $S_2$ .

performance with high efficiency, reaching more than 97%. Also, its size will be very small, and the required input filter inductor and output filter capacitor will be very small, as given in Table 2. Figure 12 shows the input and output voltage and current waveforms when the duty ratio is set to  $D = 0.65$  and  $f_{sw} = 60$  kHz. The converter offers an output voltage with voltage gain of  $G = 1.86$ . The converter efficiency equals 97% and the input power factor (P.F.) equals 0.9997 at  $D = 0.65$ . Also, the THD of the output voltage and input current is very low as they equal 1.55% and 0.68%, respectively, as shown in Fig. 13.

Figures 12 and 13 indicate the high quality of the input and output voltages and currents waveforms. They also indicate the continuity of the input and output current waveforms and a low THD with a minimum passive component size.


### Comparison between various AC–AC converters

A comparison of the proposed buck-boost AC–AC converter with some of the recent direct AC–AC converters is given in Table 3. The comparison is given in terms of the number of switches, power diodes, passive components, and switches operating at high switching frequency in each mode of operation. Based on the comparison in Table 3, it is clear that the proposed converter is designed with a minimum number of switches, and a minimum number of passive components than the competitor. Reducing the power electronics components means reducing the size, the total power losses, and the total cost of the converter.


### Experimental results

The proposed converter is investigated in the laboratory to verify the aimed circuit. An experimental setup is implemented with components listed in Table 4, as shown in Fig. 14. The control system used for generating the gating signals of the controlled switches is a DSP-based laboratory model. Then, a drive circuit is used to amplify the voltage of the IGBTs pulses taken from the dSPACE (DS-1104) platform and to isolate the control system from the power system. The drive circuit can operate with a maximum frequency limit of 2 kHz due to the DSP limitations, so the experimental results are obtained at  $f_{sw} = 2$  kHz based on the sampling rate of the control board. The electrical specifications of the prototype at  $f_{sw} = 2$  kHz are given in Table 1. The active switches ( $S_1$ – $S_4$ ) are represented by two modules of MITSUBISHI CM100DY-24H IGBTs.






**Figure 6.** THD for the proposed converter at  $f_{sw}=2$  kHz. (a) Output voltage. (b) Input current.



**Figure 7.** Simulation results of the proposed converter at  $D=0.25$  and  $f_{sw}=2$  kHz feeding a resistive load. (a) Input voltage and current. (b) Output voltage and current.



**Figure 8.** Simulation results of the proposed converter at  $D = 0.25$  and  $f_{sw} = 2$  kHz feeding a resistive load. **(a)** Inductor current ( $i_{L1}$ ). **(b)** Capacitor voltage ( $v_{C1}$ ). **(c, d)** Voltage stresses across  $S_1$  and  $S_2$ .


A signal transducer's kits are used to measure the circuit current via the LA25-NP current sensor and the circuit voltages via the LV25-P voltage sensors. The measured currents and voltages are sent to dSPACE (DS-1104) platform via the DSP Analogue to Digital interface.

**Experimental results for resistive load.** For the resistive load, the experimental input and output voltage and current waveforms for boost and buck operations are shown in Figs. 15, 16, 17, 18 and 19. From these figures, it can be seen that the measured voltage gain is closer to the theoretical value and simulation results.

For boosting mode, the voltage gain equals 1.789 at  $D = 0.65$ . The input and output currents are continuous and nearly pure sinusoidal waves as shown in Fig. 15. It is observed from Fig. 17 that the THD of input voltage, output voltage, and input current are within acceptable limits. At  $D = 0.65$ , the converter efficiency equals 92.3% and the input power factor equals 0.995.

For bucking mode, the voltage gain equals 0.309 at  $D = 0.25$  and the input power factor equals 0.9656, as shown in Fig. 18.

Figures 16 and 19 show the inductor current ( $i_{L1}$ ), capacitor voltage ( $v_{C1}$ ), and voltage stresses across  $S_1$  and  $S_2$  for boost and buck operation, respectively. As seen from these figures, the experimental results are in good agreement with the simulation results. In addition, the maximum value of the voltage across the switches is in good agreement with the calculated value from Eq. (13).



**Figure 9.** Simulation results of the proposed converter at  $D=0.65$  and  $f_{sw}=2$  kHz feeding an inductive load. (a) Input voltage and current. (b) Output voltage and current.

**Experimental results for inductive load.** To validate the ability of the proposed converter to feed the inductive loads, the experimental results are given by the following figures. The input and output voltage and current waveforms at  $D=0.65$  are shown in Fig. 20. The inductor current ( $i_{L1}$ ), capacitor voltage ( $v_{C1}$ ), and voltage stresses across  $S_1$  and  $S_2$  at  $D=0.65$  are shown in Fig. 21. The input and output voltage and current waveforms at  $D=0.25$  are shown in Fig. 22.

These figures indicate that the proposed converter operates with the inductive load with high quality nearly sinusoidal waveforms as well as it operates with the resistive load.

The efficiency of the proposed converter when operated with a 60 kHz switching frequency varies with the variation of the duty ratio for almost the same input voltage (50 V-rms) and the same load ( $R_o=50 \Omega$ ), as shown in Fig. 23. The proposed converter has a peak efficiency of 98.46% when the duty ratio is 0.25 and a minimum efficiency of 96.15% when the duty ratio is 0.75.


When the input voltage is 50 V,  $f_{sw}$  is 2 kHz, and  $R_o$  is 50  $\Omega$ , the efficiency of the proposed converter varies with the variation of the duty ratio, as shown in Fig. 23. Experimentally, the proposed converter offers a peak efficiency of 94.6% when the duty ratio is 0.25. The minimum efficiency of the proposed converter is 91.6% when the duty ratio is 0.75. Moreover, for the whole range of duty ratio variations, the efficiency of the proposed converter is more than 91.6% for almost the same input voltage and the same load, as shown in Fig. 23.

As noticed from Fig. 23, the efficiency of the proposed converter when operated with 60 kHz is higher than when operated with 2 kHz due to the large components used in the experimental setup in the laboratory that increase the power losses.


The proposed converter offers a higher efficiency than the converters described in<sup>25</sup> and<sup>28</sup> when operated at the same experimental conditions as the maximum efficiency achieved with the two converters are 95.2% and 96.8%, respectively. The high efficiency of the proposed converter is the result of the lower number of semiconductor switches and passive components utilized in the proposed converter.

## Conclusion

This paper introduced a direct buck-boost AC-AC converter with a low count of semiconductor switches with a lower rating and a minimum number of passive components. Thus, the converter size and the power losses are decreased, and the converter efficiency increases. The switching algorithm is discussed and is very simple. The parameters' design procedures and circuit analysis were detailed. A comparative study with previous converters was carried out, indicating that the proposed converter is superior to other converters. The proposed topology has been verified via a simulation assessment and an experimental setup for different conditions. The THDs for the input and output waveforms are within acceptable limits. An excellent agreement is found between simulation and experimental results, achieving the suggested circuit. The circuit structure may be of special interest for voltage sag and swell compensation for improving the performance of power systems.




**Figure 10.** Simulation results of the proposed converter at  $D=0.65$  and  $f_{sw}=2$  kHz feeding an inductive load. (a) Inductor ( $L_1$ ) current. (b) Capacitor ( $C_1$ ) voltage. (c, d) Voltage stresses across  $S_1$  and  $S_2$ .



**Figure 11.** Simulation results of the proposed converter at  $D=0.25$  and  $f_{sw}=2$  kHz feeding an inductive load. (a) Input voltage and current. (b) Output voltage and current.

Parameters	Value
Capacitor ( $C_1$ )	1.5 $\mu$ F
Inductor ( $L_1$ )	0.45 mH
Input inductor ( $L_{in}$ )	0.5 mH
Output capacitor ( $C_{out}$ )	2 $\mu$ F
Input voltage ( $V_{in}$ )	50 V <sub>rms</sub> /50 Hz
Resistive load ( $R_o$ )	50 $\Omega$
Inductive load ( $R_o$ and $L_o$ )	50 $\Omega$ and 100 mH

**Table 2.** Proposed converter parameters at  $f_{sw} = 60$  kHz.



**Figure 12.** Simulation results of the proposed converter at  $D = 0.65$  and  $f_{sw} = 60$  kHz feeding a resistive load. (a) Input voltage and current. (b) Output voltage and current.





Figure 13. THD for the proposed converter at  $f_{sw} = 60$  kHz. (a) Output voltage. (b) Input current.

Description	Proposed converter	AC-AC converter of <sup>25</sup>	AC-AC converter of <sup>26</sup>	AC-AC converter of <sup>27</sup>	AC-AC converter of <sup>28</sup>	AC-AC converter of <sup>29</sup>	AC-AC converter of <sup>30</sup>
No. of switches	4 ( $S_1-S_4$ )	4 ( $S_1-S_4$ )	4 ( $S_1-S_4$ )	4 ( $S_1-S_4$ )	6 ( $S_1-S_6$ )	6 ( $S_1-S_6$ )	6 ( $S_1-S_6$ )
No. of diodes	-	4 ( $D_1-D_4$ )	4 ( $D_1-D_4$ )	4 ( $D_1-D_4$ ) 6 ( $D_{z1}-D_{z6}$ )	-	-	6 ( $D_1-D_6$ )
No. of inductors	1 ( $L_1$ )	5 ( $L_1-L_5, L$ )	2 ( $L_1-L_2$ )	4 ( $L_1-L_4$ )	2 ( $L_1-L_2$ )	2 ( $L_{in}, L_o$ )	1 ( $L_1$ )
No. of energy storing or bypass capacitors	1 ( $C_1$ ) 1 ( $C_{out}$ )	2 ( $C_1-C_2$ ) 2 ( $C_{in}, C_{out}$ )	2 ( $C_1-C_2$ ) 2 ( $C_{in}, C_{out}$ )	2 ( $C_1-C_2$ ) 2 ( $C_{in}, C_{out}$ )	2 ( $C_1, C_2$ ) 1 ( $C_{out}$ )	1 ( $C_1$ )	2 ( $C_{in}, C_{out}$ )
Commutation problem	No	No	No	No	No	No	No
Need soft commutation strategy	No	Yes	No	No	No	Yes	Yes
Total No. of switches operating with high switching frequency in each switching cycle	1	8	8	7	2	3	2
Max. No. of conducting semiconductors among modes of operation	2	4	4	4	3	4	4
Continuity of input and output currents	Continuous	Quasi-continuous	Quasi-continuous	Quasi-continuous	Quasi-continuous	Quasi-continuous	Quasi-continuous
Required input/output filters	Small $L_{in}$ Small $C_{out}$	Moderate $L_{in}$ and $C_{in}$ Moderate $C_{out}$	Moderate $L_{in}$ and $C_{in}$ Moderate $C_{out}$	Moderate $L_{in}$ and $C_{in}$ Moderate $C_{out}$	Small $L_{in}$ Small $C_{out}$	Small $L_{in}$ and $C_{in}$ Moderate $C_{out}$	Moderate $C_{in}$ Moderate $C_{out}$
Voltage gain $\frac{v_o}{v_{in}}$	$\frac{D}{1-D}$	$\frac{D}{1-D}$	$\frac{D}{1-D}$	$\frac{2D}{1-D}$	$D/\frac{D}{1-D}$	$\frac{D}{1-D}$	D

Table 3. Comparison between various AC-AC converters.


No	Component	No	Component
1	dSPACE (DS1104) platform	7	Load resistor ( $R_o$ )
2	2 IGBTs modules	8	Autotransformer
3	Drive circuit	9	Transducer kit
4	Inductor ( $L_f$ )	10	Computer
5	Input filter inductor ( $L_{in}$ )	11	Measurement device
6	Capacitors box ( $C_1$ and $C_{out}$ )		

**Table 4.** Experimental components.




**Figure 14.** Experimental setup for the proposed converter.







**Figure 15.** Experimental results of the proposed converter at  $D=0.65$  and  $f_{sw}=2$  kHz feeding a resistive load. (a) Input voltage. (b) Output voltage. (c) Input current. (d) Output current.




**Figure 16.** Experimental results of the proposed converter at  $D=0.65$  and  $f_{sw}=2$  kHz feeding a resistive load. **(a)** Inductor current ( $i_{L1}$ ). **(b)** Capacitor voltage ( $v_{C1}$ ). **(c, d)** Voltage stresses across  $S_1$  and  $S_2$ .




**Figure 17.** THD for the proposed converter at  $f_{sw} = 2$  kHz. (a) Input voltage. (b) Output voltage. (c) Input current.




**Figure 18.** Experimental results of the proposed converter at  $D=0.25$  and  $f_{sw}=2$  kHz feeding a resistive load. (a) Input voltage. (b) Output voltage. (c) Input current. (d) Output current.



**Figure 19.** Experimental results of the proposed converter at  $D=0.25$  and  $f_{sw}=2$  kHz feeding a resistive load. **(a)** Inductor current ( $i_{L1}$ ). **(b)** Capacitor voltage ( $v_{C1}$ ). **(c, d)** Voltage stresses across  $S_1$  and  $S_2$ .




**Figure 20.** Experimental results of the proposed converter at  $D=0.65$  and  $f_{sw}=2$  kHz feeding an inductive load. (a) Input voltage. (b) Output voltage. (c) Input current. (d) Output current.




**Figure 21.** Experimental results of the proposed converter at  $D=0.65$  and  $f_{sw}=2$  kHz feeding an inductive load. (a) Inductor current ( $i_{L1}$ ). (b) Capacitor voltage ( $v_{C1}$ ). (c, d) Voltage stresses across  $S_1$  and  $S_2$ .





**Figure 22.** Experimental results of the proposed converter at  $D=0.25$  and  $f_{sw}=2$  kHz feeding an inductive load. (a) Input voltage. (b) Output voltage. (c) Input current. (d) Output current.



**Figure 23.** Efficiency of the proposed converter at  $f_{sw}=60$  kHz and  $f_{sw}=2$  kHz.

### Data availability

The datasets used and/or analyzed during the current study available from the corresponding author on reasonable request.

Received: 29 November 2022; Accepted: 23 May 2023

Published online: 02 June 2023

## References

- Peng, F. Z., Chen, L. & Zhang, F. Simple topologies of PWM ac–ac converters. *IEEE Power Electron. Lett.* **1**(1), 10–13 (2003).
- Fang, X. P., Qian, Z. M. & Peng, F. Z. Single-phase Z-source PWM AC–AC converters. *IEEE Power Electron. Lett.* **3**(4), 121–124 (2005).
- Tang, Y., Xie, S. & Zhang, C. Z-source ac–ac converters solving commutation problem. *IEEE Trans. Power Electron.* **22**(6), 2146–2154 (2007).
- Nguyen, M. K., Jung, Y. G. & Lim, Y. C. Single-phase ac–ac converter based on quasi-Z-source topology. *IEEE Trans. Power Electron.* **25**(8), 2200–2210 (2010).
- Nguyen, M.-K., Lim, Y.-C. & Kim, Y.-J. A modified single-phase quasi-Z-source AC–AC converter. *IEEE Trans. Power Electron.* **27**(1), 201–210 (2012).
- Ahmed, H. F., Cha, H., Khan, A. A. & Kim, H. G. A highly reliable single-phase high-frequency isolated double step-down AC–AC converter with both noninverting and inverting operations. *IEEE Trans. Ind. Appl.* **52**(6), 4878–4887 (2016).
- Ahmed, H. F., Cha, H., Khan, A. A. & Kim, H.-G. A family of high frequency isolated single-phase Z-Source AC–AC converters with safe-commutation strategy. *IEEE Trans. Power Electron.* **31**(11), 7522–7533 (2016).
- Khan, A. A., Cha, H., Ahmed, H. F. & Kim, H.-G. Elimination of filter inductor in switching cell AC–AC converters using magnetic integration. *IEEE Trans. Power Electron.* **31**(9), 6317–6326 (2016).
- Khan, A. A., Cha, H., Baek, J.-W., Kim, J. & Cho, J. Cascaded dual buck AC–AC converter with reduced number of inductors. *IEEE Trans. Power Electron.* **32**(10), 7509–7520 (2017).
- Khan, A. A., Cha, H. & Kim, H.-G. Magnetic integration of discrete coupled inductors in single-phase direct PWM AC/AC converters. *IEEE Trans. Power Electron.* **31**(3), 2129–2138 (2016).
- Kim, S., Kim, H.-G. & Cha, H. Dynamic voltage restorer using switching cell structured multilevel AC–AC converter. *IEEE Trans. Power Electron.* **32**(11), 8406–8418 (2017).
- Lee, D. & Kim, Y. Control of single-phase-to-three-phase AC/DC/AC PWM converters for induction motor drives. *IEEE Trans. Ind. Electron.* **54**(2), 797–804 (2007).
- Albreem, M. A. M., Naser, H. T. A., Abofars, M. E. A. Design of indirect AC–AC converter based on linear controller for power systems. In *2016 International Conference on Advances in Electrical, Electronic and Systems Engineering (ICAEEES)*. pp. 500–505 (2016).
- Alemi, P., Jeung, Y. C. & Lee, D. C. DC-Link capacitance minimization in t-type three-level AC/DC/AC PWM converters. *IEEE Trans. Ind. Electron.* **62**(3), 1382–1391 (2015).
- Cipriano-da-Silva-Filho, O., de Almeida, B. R., Oliveira, Dd. S. & Fernandes Neto, T. R. High-frequency isolated AC-DC-AC interleaved converter for power quality applications. *IEEE Trans. Ind. Appl.* **54**, 4594 (2018).
- Friedli, T., Kolar, J. W., Rodriguez, J. & Wheeler, P. W. Comparative evaluation of three-phase AC–AC matrix converter and voltage DC-link back-to-back converter systems. *IEEE Trans. Ind. Electron.* **59**(12), 4487–4510 (2012).
- Sun, Y. *et al.* Indirect matrix converter-based topology and modulation schemes for enhancing input reactive power capability. *IEEE Trans. Power Electron.* **30**(9), 4669–4681 (2015).
- Ellabban, O., Abu-Rub, H. & Bayhan, S. Z-source matrix converter: An overview. *IEEE Trans. Power Electron.* **31**(11), 7436–7450 (2016).
- Ahmed, H. F., Cha, H. & Khan, A. A. A single-phase buck matrix converter with high-frequency transformer isolation and reduced switch count. *IEEE Trans. Ind. Electron.* **64**(9), 6979–6988 (2017).
- Kolar, J., Friedli, T., Rodriguez, J. & Wheeler, P. Review of three-phase PWM AC–AC converter topologies. *IEEE Trans. Ind. Electron.* **58**(11), 4988–5006 (2011).
- Ahmed, N. A., Amei, K. & Sakui, M. A new configuration of single phase symmetrical PWM ac chopper voltage controller. *IEEE Trans. Ind. Electron.* **46**(5), 942–952 (1999).
- Fedyczak, Z., Strzelecki, R., Benysek, G. Single-phase PWM AC/AC semiconductor transformer topologies and applications. In *Proc. 33rd Annu. IEEE Power Electron. Spec. Conf.* pp. 1048–1053 (2002).
- Luo, F. L., Ye, H. Research on dc-modulated power factor correction ac/ac converters. In *Proc. IEEE Industrial Electronics Conf.* pp. 1478–1483 (2007).
- Shin, H., Cha, H., Kim, H. & Yoo, D. Novel single-phase PWM AC–AC converters solving commutation problem using switching cell structure and coupled inductor. *IEEE Trans. Power Electron.* **30**(4), 2137–2147 (2015).
- Khan, A. A., Cha, H. & Ahmed, H. F. High-efficiency single-phase AC–AC converters without commutation problem. *IEEE Trans. Power Electron.* **31**(8), 5655–5665 (2016).
- Khan, A. A., Cha, H. & Ahmed, H. F. An improved single-phase direct PWM inverting buck-boost AC–AC converter. *IEEE Trans. Ind. Electron.* **63**(9), 5384–5393 (2016).
- Sharifi, S., Jahani, F. & Monfared, M. Direct single-phase AC–AC converters based on series impedance networks. *IEEE Trans. Power Electron.* **33**(12), 10380–10389. <https://doi.org/10.1109/TPEL.2018.2807128> (2018).
- Sharifi, S., Monfared, M. & Nikbahar, A. Highly efficient single-phase direct AC-to-AC converter with reduced semiconductor count. *IEEE Trans. Ind. Electron.* **68**(2), 1130–1138 (2021).
- Ahmed, H. F., El Moursi, M. S., Cha, H., Al Hosani, K. & Zahawi, B. A reliable single-phase bipolar buck-boost direct PWM AC–AC converter with continuous input/output currents. *IEEE Trans. Ind. Electron.* **67**(12), 1025310265. <https://doi.org/10.1109/TIE.2019.2958290> (2020).
- Ashraf, N. *et al.* A new single-phase AC voltage converter with voltage buck characteristics for grid voltage compensation. *IEEE Access* **8**, 48886–48903. <https://doi.org/10.1109/ACCESS.2020.2979506> (2020).
- Zhu, B. *et al.* Line-frequency-isolation flexible AC-link converter based on direct AC–AC choppers. *IEEE Trans. Power Electron.* **37**(4), 4195–4210. <https://doi.org/10.1109/TPEL.2021.3120179> (2022).
- Zhu, B. *et al.* AC voltage synthesis using arbitrary two-phase voltages: Frequency, phase, and amplitude modulation for direct AC–AC power conversion. *IEEE Trans. Power Electron.* **37**(10), 1185511864. <https://doi.org/10.1109/TPEL.2022.3176398> (2022).
- Bouzida, A., Abdelli, R., Ouadah, M. Calculation of IGBT power losses and junction temperature in inverter drive. In *2016 8th International Conference on Modelling, Identification and Control (ICMIC)*, 2016, pp. 768–773. <https://doi.org/10.1109/ICMIC.2016.7804216>
- Rashid, M. H. *Power Electronics: Devices Circuits and Applications* (Pearson Education Limited, 2014).

## Author contributions

All authors participated in writing and revision of the manuscript.

## Funding

Open access funding provided by The Science, Technology & Innovation Funding Authority (STDF) in cooperation with The Egyptian Knowledge Bank (EKB).

### Competing interests

The authors declare no competing interests.

### Additional information

**Correspondence** and requests for materials should be addressed to F.A.

**Reprints and permissions information** is available at [www.nature.com/reprints](http://www.nature.com/reprints).

**Publisher's note** Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.



**Open Access** This article is licensed under a Creative Commons Attribution 4.0 International License, which permits use, sharing, adaptation, distribution and reproduction in any medium or format, as long as you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons licence, and indicate if changes were made. The images or other third party material in this article are included in the article's Creative Commons licence, unless indicated otherwise in a credit line to the material. If material is not included in the article's Creative Commons licence and your intended use is not permitted by statutory regulation or exceeds the permitted use, you will need to obtain permission directly from the copyright holder. To view a copy of this licence, visit <http://creativecommons.org/licenses/by/4.0/>.

© The Author(s) 2023