## **ORIGINAL ARTICLE**



# **Hybrid DC circuit breaker with reduced fault isolation time and current limiting capability**

**Qichao Chen1 · Bingkun Li2 · Laicheng Yin2 · Junyuan Zheng2 · Zhaoyu Duan2 · Yiqi Liu2**

Received: 18 April 2023 / Revised: 8 August 2023 / Accepted: 10 August 2023 / Published online: 11 September 2023 © The Author(s) under exclusive licence to The Korean Institute of Power Electronics 2023

#### **Abstract**

DC circuit breakers (DCCBs) are key pieces of equipment to ensure the safe and stable operation of DC grids. However, current DCCB schemes generally have problems such as a slow fault clearing speed and a poor current limiting efect. This paper proposes a current-limited hybrid DC circuit breaker (CLHCB) that limits fault current and has fast fault isolation, which reduces the capacity requirements. The current limiting inductor in the fault current limiter (FCL) provides the current limiting capability. In addition, the energy dissipation circuit (EDC) is in parallel to reduce the energy dissipation in metal oxide arresters (MOAs) and to decrease the fault isolation time (FIT), which can reduce the thermal efects of MOAs and improve their reliability. Simulation results verify the working principle and advantages of the proposed CLHCB. When compared to an ABB HCB under the same simulation parameters, the CLHCB enables fault current limiting and faster fault isolation. Finally, experiments have verifed the efectiveness of the proposed CLHCB.

**Keywords** HVDC · DC line fault · Fault current limiter · Energy dissipation circuit · Fault isolation

# **1 Introduction**

In the future, the development of smart grids and the global energy internet will heavily depend on high-voltage, highcapacity DC grid technology [[1](#page-10-0)]. Using HVDC systems based on modular multilevel converters (MMC) has made it easier to build DC grids, which has resulted in new opportunities in the power industry. However, one of the most signifcant challenges facing DC grid systems is the issue of DC fault protection [[2](#page-10-1)]. Due to their low inertia and impedance, DC grids cannot withstand severe DC short circuits. During a fault, the sub-capacitance module of the converter rapidly drains to the fault point, which leads to a sudden increase in DC current that can cause severe damage to the DC grid [[3\]](#page-10-2). DCCBs are used in DC power grids and do not have a zero crossing point when a short circuit fault occurs. This is a major diference between DCCBs and AC circuit breakers. In addition, when the fault current

 $\boxtimes$  Yiqi Liu liuyq0925@126.com increases, the biggest challenge for DCCBs is improving the breaking capacity.

The following are some diferent application scenarios for DCCBs. DCCBs are widely used in industrial automation systems, including robot control, automatic production lines, and factory equipment. In renewable energy systems such as solar panels and wind turbines, DCCBs are used to disconnect circuits to protect battery packs, inverters, and grid connectors. DCCBs are also used in DC power distribution systems, such as ship, train, and aircraft power systems.

Typically, a DCCB is used to interrupt fault current in these situations. However, when the capacity of a DC grid expands, the fault current can surpass the current limit of power electronics in a shorter amount of time [\[4](#page-10-3)]. Mechanical DC circuit breakers (MCBs) offer the most costeffective and energy-efficient solution, but their breaking durations are typically prolonged [\[5](#page-10-4)]. On the other hand, solid State DC circuit breakers (SSCBs) can interrupt faulty currents within milliseconds [\[6\]](#page-10-5). SSCBs have the advantages of a fast response time and high accuracy. However, they also have the disadvantages of low voltage and current levels and high costs.

Nonetheless, the conduction losses in DC grid systems are severe. Hybrid DC circuit breakers (HCBs) combine

State Grid Economic and Technological Research Institute Co., Ltd, Beijing, China

<sup>2</sup> College of Mechanical and Electrical Engineering, Northeast Forestry University, Harbin, China

the benefits of MCBs and SSCBs, which makes them more suitable for DC grid systems [[7](#page-10-6)]. HCBs have the advantages of withstanding high voltages and currents as well as having higher reliability and safety. However, their response speed is not as fast as SSCBs, and they are larger.

To reduce the rate of fault current, the current stresses that DCCBs are subjected to when opening, and the cost of DCCBs, current limiting reactors are frequently ftted to both ends of DC lines and DCCBs. However, the addition of reactors increases the construction cost and afects the dynamic characteristics of the whole DC system, which results in system instability due to the poor damping of specifc modes [[8\]](#page-10-7). Consequently, the study of HCBs with a current-limiting function to lessen the pressure on equipment at all levels of a DC system has become a popular topic of domestic and international research.

There are three common methods to embed current limiting function in DCCBs: adding inductors or resistors, operating in the chopper mode with freewheeling diodes, and utilizing the saturation region of switches  $[9-11]$  $[9-11]$  $[9-11]$  $[9-11]$ . An efective solution is a DCCB topology that is capable of regulating fault currents, which can safeguard the power electronics of DCCBs. The current-limited DCCB topology proposed in [[12\]](#page-10-10) employs DC reactors to limit the increase of fault current that afects the current transmission [\[13](#page-10-11)]. The authors of [[14](#page-10-12)] proposed a hybrid fault current limiter topology for HVDC systems. The authors of [[15](#page-10-13)] proposed a DCCB topology with a current limiting function. However, the breaking speed of the fault current is slow. The authors of [[16\]](#page-11-0) proposed a solid-state current-limiting DCCB topology. However, it requires a DC voltage source, which limits its use in medium-voltage DC grid systems. The authors of [[17\]](#page-11-1) proposed an H-type DCCB with a current-limiting function. However, it requires a large number of IGBTs.

This paper proposes a CLHCB with fast fault isolation. In the event of a fault, the FCL can limit the increase in fault current. This paper provides a detailed analysis of the factors related to MOA energy dissipation during fault current interruptions and introduces an EDC. The CL-HCB can dissipate the inductor energy of the FCL through the EDC, which ensures rapid fault isolation. This paper analyzes the topology composition and DC fault current characteristics, carries out parameter design, and verifes the efectiveness of the proposed CLHCB through simulation and experimental results.

# **2 Topology of the proposed CLHCB and DC grid fault equivalent circuit**

#### **2.1 Topology of the proposed CLHCB**

Figure [1](#page-1-0) shows the topology of the proposed CLHCB. It is comprised of a load current path and a current commutation path.

The load current path comprises load commutation switches (LCSs) and an ultra-fast mechanical disconnector (UFD). UFDs are mechanical switches that use a high-speed electromagnetic repulsion mechanism to disconnect the LCS from the load current path branch. The UFD isolates the LCS and protects it from high-voltage spikes.

The current commutation path includes an FCL and MB. The FCL includes a current-limiting inductor  $L_0$ , an EDC, a series-connected IGBT, and MOA. The EDC is composed of an energy-dissipating resistor  $R_d$  and a diode  $D$  in series. The MB comprises a series-connected IGBT and MOA2. The diode rectifer is used for bidirectional turn-of. Each MOA connected with the IGBT module in parallel compensates for voltage unbalance.

#### **2.2 DC grid fault equivalent circuit**

Within 8 ms following a bipolar short-circuit fault in the DC grid, the AC short-circuit current is insignificant when compared to the sub-module (SM) capacitor discharge current due to the bridge arm reactor. Assuming the converter is not blocked, Fig. [2](#page-2-0)a shows a standard halfbridge MMC, and Fig. [2b](#page-2-0) shows an equivalent fault circuit diagram.

*R*arm is the resistance of one phase of the bridge arm, which consists of the diode in the discharge circuit and the IGBT.  $R_C$ ,  $L_C$ , and  $C_C$  are the resistor, inductor, and capacitor in a converter side fault. In addition, Fig. [2](#page-2-0)b shows the circuit parameters.



<span id="page-1-0"></span>**Fig. 1** Topology of the proposed CLHCB



<span id="page-2-0"></span>**Fig. 2** Discharging circuit under a DC pole-to-pole fault: **a** traditional half-bridge MMC, **b** equivalent fault circuit

$$
\begin{cases}\nR_C = 2R_{arm}/3\\ \nL_C = 2L_{arm}/3\\ \nC_C = 6C_{arm}/N\n\end{cases}
$$
\n(1)

where  $C_{\text{C}}$  is the SM capacitance value, and N is the number of SMs in one phase of the bridge arm.

Since the capacitance of the overhead line to the ground is negligible, the DC line is simplifed to a series structure that consists of a resistor and an inductance. The line impedance of the DC side fault circuit is equal to  $R_L$ ,  $L_L$ .

# **3 DC fault current characteristics of a MMC‑HVDC with CLHCB**

### **3.1** *L***0 non‑parallel with MOA**

This section only focuses on the function of the FCL input current-limiting inductor  $L_0$ . The fault discharge circuit can be equated to an *RLC* series circuit in the case of a dc fault at  $t_0$ . The UFD opens at  $t_2$ . At the same time, the IGBT in the FCL opens. In addition,  $i_{\text{dc}}$  represents the loop current. Figure [3](#page-2-1) shows an equivalent discharging circuit after being put into the inductor  $L_0$ . The effect on the fault voltage



<span id="page-2-1"></span>**Fig. 3** Equivalent discharging circuit at  $t_2 < t < t_4$ 

during the input of  $L_0$  in the FCL is not considered. At  $t_4$ , the IGBT in the MB receives a signal to turn of.

The capacitive voltage  $U_{dc}$  and the inductive current *I* are not zero until the current-limiting inductor  $L_0$  in the FCL begins operation.  $R = R_C + R_L$ ,  $L = L_C + L_L + L_{dc}$ , and  $C = C_C$ . In the system, *R* is less than 2*L*/*C*. Thus, the discharge process before latching is the known circuit beginning state of the oscillatory discharge process. The capacitance–voltage is computed using the formula:

$$
U_C = e^{-\alpha t} \left[ \frac{U_{dc} \omega_0}{\omega} \sin(\omega t + \beta) - \frac{I}{C\omega} \sin(\omega t) \right]
$$
 (2)

where the circuit parameters can determine the variables in the following formula:

$$
\begin{cases}\n\alpha = \frac{R}{2L} \\
\omega = \sqrt{\frac{1}{LC} - (\frac{R}{2L})^2} \\
\omega_0 = \sqrt{\omega^2 + \alpha^2} = \sqrt{\frac{1}{LC}} \\
\beta = \arctan \frac{\omega}{\alpha}\n\end{cases}
$$
\n(3)

Generally,  $(R/2L)^2 < 1/LC$  can be considered  $\omega \approx \omega_0$ . The loop current is solved as follows:

$$
U_{dc} = R_0 I + (L_0 + L \frac{R_1 + R_L + R_2}{3(R_1 + R_L) + R_2}) \frac{dI}{dt}
$$
  
+ 
$$
\frac{(R_1 + R_L)(R_1 + R_L + R_2)}{3(R_1 + R_L) + R_2} I + \frac{2R_2(R_1 + R_L)}{3(R_1 + R_L) + R_2} I
$$
(4)

<span id="page-2-3"></span>When the CLHCB is put into the inductor  $L_0$  at  $t_1$ , the instantaneous fux linkage can be obtained as follows:

<span id="page-2-2"></span>
$$
R_e = R_0 + \frac{2R_2(R_1 + R_L)}{3(R_1 + R_L) + R_2} + \frac{(R_1 + R_L)(R_1 + R_L + R_2)}{3(R_1 + R_L) + R_2}
$$
(5)

According to the law of the conservation of magnetic chains:

$$
R_q = \frac{R_1 + R_L + R_2}{3(R_1 + R_L) + R_2} \tag{6}
$$

Equation  $(5)$  $(5)$  can be solved as follows:

$$
i_{dc}(t_{1+}) = \frac{L_C + L_{dc} + L_L}{L_C + L_{dc} + L_L + L_0} i_{dc}(t_{1-})
$$
\n(7)

Based on Eqs. [\(4](#page-2-3)[–7](#page-3-0)),  $i_{dc}$  is a function of (*I*,  $L_0$ ). The *RLC* parameters of the discharge circuit can be referred to as the converter parameters of a Zhangbei four-terminal DC grid to examine the peculiarities of the current  $i_{\text{dc}}$  under various  $L_0$  configurations in the discharge circuit shown in Fig. [3.](#page-2-1) The parameters of *C*,  $R_C$ , and  $L_C$  are 300 μF, 1.5 $\Omega$ , and 0.075H.  $\Delta t$  is the fault detection time, and  $U_{\text{dc}}$  is 320 kV.  $L = L_C + L_L + L_{dc}$  can be 0.1H.  $L_0$  is 0.2H. The dc fault point is located on the output side of the converter station, where  $R_L = L_L = 0$ . The resistance to the load  $R_S = 320\Omega$ .

The fault current waveform is shown in Fig. [4](#page-3-1). There are two infection points: A and B. The current values are 4.16 kA for  $i_A$  and 1.41 kA for  $i_B$ .

The verification of Eq.  $(7)$  $(7)$  is as follows:

$$
i_B = \frac{L}{L + L_0} i_A \tag{8}
$$

At  $t_3$ ,  $i_C$  = 3.52 kA, the current increase rate after current limiting satisfes the following formula:

$$
\frac{k_1}{k_2} = \frac{i_A - 1}{i_C - i_B} = \frac{L}{L + L_0}
$$
\n(9)

Theoretically,  $di_{dc}/dt = \infty$  and an infinite voltage is instantly produced at both ends of the CLHCB. The current limiting inductor  $L_0$  is parallel to the MOA, which means it does not produce excessive voltage.

Assuming that the inductance *L* is constant, the fault current in the CLHCB is observed for different values of  $L_0$ .



<span id="page-3-1"></span>**Fig. 4** Fault current waveform

As shown in Fig. [5,](#page-3-2) when fault current is detected,  $L_0$  is put into the circuit, and the current value drops suddenly. When the inductance  $L_0$  value increases, the peak value of the fault current and the rate of the current increase gradually decrease.

#### **3.2** *L***0 parallel with MOA**

<span id="page-3-0"></span>The fault current changes suddenly when  $L_0$  is put into the faulty circuit. The MOA linked in parallel at both ends of the FCL initiates an operation to absorb a portion of the energy to avoid severe overvoltage. The segmental function characteristic can approach the *U*-*I* characteristic of the MOA. Figure [6](#page-3-3) shows the link between  $i_{\text{MOA}}$  and  $u_{\text{MOA}}$  for the *U*-*I* characteristics, where the reference value is the rated voltage of the MOA  $U_{\text{MOAN}}$ .

Figure [7](#page-4-0) shows an equivalent circuit of CLHCB fault current considering the characteristics of the parallel MOA1 in  $L_0$ .  $i_{\text{MOA}}$  represents the current of MOA1, and  $i_{\text{LO}}$ represents the current of  $L_0$ .

According to the law of the conservation of fux linkage, the instantaneous fux linkage can be determined as follows:

<span id="page-3-4"></span>
$$
\begin{cases} \psi_L^1(t_{1-}) = (L_C + L_{dc} + L_L) \cdot i_{dc}(t_{1-}) \\ \psi_L^1(t_{1+}) = (L_C + L_{dc} + L_L) \cdot i_{dc}(t_{1+}) + L_0[i_{dc}(t_{1+}) - i_{MOA}] \end{cases}
$$
(10)



<span id="page-3-2"></span>**Fig. 5** Fault current waveform under different values of  $L_0$ 



<span id="page-3-3"></span>**Fig. 6** U-I characteristic of MOA



<span id="page-4-0"></span>**Fig.** 7 Equivalent discharge circuit: **a**  $t_2 < t < t_3$ , **b**  $t_3 < t < t_4$ 

According to the law of the conservation of fux linkage:

$$
\psi_L^{\dagger}(t_{1-}) = \psi_L^{\dagger}(t_{1+}) \tag{11}
$$

Equation ([10\)](#page-3-4) can be solved as follows:

$$
i_{dc}(t_{1+}) = \frac{L_C + L_{dc} + L_L}{L_C + L_{dc} + L_L + L_0} i_{dc}(t_{1-})
$$
  
+ 
$$
\frac{L_0}{L_C + L_{dc} + L_L + L_0} i_{MOA}
$$
 (12)

where  $i_{\text{MOA}}$  and  $i_{\text{dc}}$  satisfy:

$$
i_{dc} = i_{L0} + i_{MOA} \tag{13}
$$

The voltage across the MOA is:

$$
u_{MOV} = L_0 \frac{d(i_{dc} - i_{MOA})}{dt}
$$
\n(14)

Figure [7a](#page-4-0) shows that the parallel MOA1 prevents rapid changes in faulty current at  $t_1$  by generating overvoltage. As can be seen in Fig. [7b](#page-4-0), when  $u_{\text{MOA}} < U_{\text{MOAN}}$ , MOA1 exits at  $t_3$  and no longer absorbs energy. At this time, the inductor  $L_0$ is fully put into the circuit, which reduces the fault current increasing rate.

Figure [8](#page-4-1) shows a waveform diagram of the system current with and without MOA1. At  $t_3$ , MOA1 is not operating and no longer absorbs energy. The increasing current rate



<span id="page-4-1"></span>**Fig. 8** Fault current waveform

after  $t_2$  is unaffected by the existence or absence of MOA1. Simultaneously, the inductor  $L_0$  is placed into normal circuit functioning, and the fault current increase rate solely depends on the value of  $L_0$ .

As shown in Fig. [9,](#page-4-2) when inductor  $L_0$  increases, the value of  $i_{\text{dc}}$  decreases further when MOA exits, and the powerdissipated turn-off time of MOA steadily increases. The growth of  $i_{\text{dc}}$  slows since the MOA exits. Simultaneously, the FIT grows steadily.

### **3.3 Energy absorbed by MOA**

Voltage and current waveforms when the MOA is operating are shown in Fig. [10](#page-5-0).  $I_{\text{max}}$  is the peak fault current.  $U_{\text{act}}$  and *U*re indicate the operating and residual voltages of the MOA.

The fault current at  $\hat{r}$  3 is 0.5 $I_{\text{max}}$ .  $U_{\text{re}}$  is the peak voltage.



<span id="page-4-2"></span>**Fig. 9** Fault current waveform under different values of  $L_0$ 



<span id="page-5-0"></span>**Fig. 10** Voltage and current waveforms during MOA operation

$$
U_{\text{MOA}} = U_{\text{re}}, \ I > 0.5I_{\text{max}} \tag{15}
$$

The following equation can be listed in phases *t*` 2 through *t*` 3.

$$
L_T \frac{di_{dc}}{dt} + U_{re} = U_{dc} \tag{16}
$$

The system current of the solution is as follows:

$$
i_{dc} = I_{\text{max}} + \frac{U_{dc} - U_{re}}{L_T}
$$
 (17)

The time required for the current to fall linearly from its peak to 0.5*I*max and the energy provided at this stage is as follows:

$$
t_{MOA1} = \frac{L_T I_{\text{max}}}{2(U_{re} - U_{MOA})}
$$
\n(18)

$$
E_{MOA1} = \int_{t_2^1}^{t_3^1} v i dt = \frac{3}{8} \frac{U_{re}}{U_{re} - U_{MOA}} L_T I_{\text{max}}^2
$$
 (19)

After *t*` 3, the resistance of the MOA is set to RMOA. The following equation can be listed as:

$$
L_T \frac{di_{dc}}{dt} + U_{act} + R_{MOA} i_{dc} = U_{dc}
$$
 (20)

The above equation can be solved as follows:

$$
i_{\rm dc} = \frac{1}{2} I_{\rm max} e^{-R_{\rm MOV}/L_{T}t} + \frac{U_{\rm act} - U_{\rm dc}}{R_{\rm MOA}} e^{-R_{\rm MOA}/L_{T}t} - \frac{U_{\rm act} - U_{\rm dc}}{R_{\rm MOA}} \tag{21}
$$

The time required for the current  $i_{dc}$  to decrease from 0.5 *I*<sub>max</sub> to zero is as follows:





<span id="page-5-1"></span>**Fig. 11** FITs under different values of  $R_d$ 

$$
t_{\text{MOA2}} = -\frac{U_{\text{act}} - U_{\text{dc}}}{R_{\text{MOA}}} + \frac{L_T}{R_{\text{MOA}}} \ln \left[ \frac{I_{\text{max}} R_{\text{MOA}} + 2(U_{\text{act}} - U_{\text{dc}})}{R_{\text{MOA}}} \right] e^{-R_{\text{MOA}}/L_T t}
$$
\n(22)

The energy absorbed by the MOA during this phase is given as follows:

$$
E_{MOA2} = \int_{t_3^1}^{t_4^1} v i dt = \frac{1}{4} \frac{U_{dc} I_{\text{max}} L_T}{R_{MOA}} \ln \left[ \frac{I_{\text{max}} R_{MOA}}{2(U_{act} - U_{dc})} + 1 \right]
$$
(23)

Combining (19) and (23), the total energy absorbed by the MOA is as follows:

$$
E_{\text{MOA}} = E_{\text{MOA1}} + E_{\text{MOA2}} + \frac{1}{2} L_T I_{\text{max}}^2
$$
  
=  $\frac{1}{2} L_T I_{\text{max}}^2 + \frac{3}{8} \frac{U_{\text{re}}}{U_{\text{re}} - U_{\text{MOA}}} L_T I_{\text{max}}^2$   
+  $\frac{1}{4} \frac{U_{dc} I_{\text{max}} L_T}{R_{\text{MOA}}} \ln \left[ \frac{I_{\text{max}} R_{\text{MOA}}}{2(U_{\text{act}} - U_{\text{dc}})} + 1 \right]$  (24)

The energy absorbed by the MOA consists of two parts: the energy stored in the inductor and the energy supplied by the power supply. Therefore, the proposed CLHCB introduces EDC, as shown in Fig. [1](#page-1-0). The EDC dissipates the energy in the inductor and shortens the fault isolation time.

# **4 Simulation results**

#### **4.1 Parameter design**

The fault isolation process can select an appropriate  $R_d$ value. By analyzing the curve-ftted fault isolation times in Fig. [11,](#page-5-1) it is observed that FIT decreases as  $R_d$  decreases. However, the  $R_d$  value cannot be too small due to production process limitations. Therefore, this paper selects an  $R_d$  value of 10  $\Omega$ .



<span id="page-6-0"></span>**Fig. 12** Current  $i_{dc}$  in the case of different values of  $L_0$ 

Based on the value of  $R_d$  taken as 10  $\Omega$ , Fig. [12](#page-6-0) shows that the input time of  $L_0$  increases with the increase in the value of  $L_0$ . To limit the rate of increase of the fault current,  $L_0$  should be input as soon as possible. Therefore, the value of  $L_0$  should not be too large.

However, once the current limiting inductor  $L_0$  is put into full operation, the secondary increase rate of the fault current slows down with the increase of  $L_0$ , which can reduce the manufacturing difficulty of the circuit breaker. Thus, the value of  $L_0$  should not be too small. The value of the current limiting inductor is selected as 200 mH.

## **4.2 CLHCB simulation verifcation**

A monopolar test system integrated within the PSCAD/ EMTDC platform is used to validate the proposed CLHCB. The major parameters of the simulation model are shown in Table [1](#page-6-1).

Figure [13](#page-6-2) shows a control flowchart of the CLHCB in the present interruption mode after the onset of a fault. A short circuit occurs at  $t_0$ . A trip signal is sent to the CLHCB at  $t_1$ . At  $t_2$ , the UFD is entirely disconnected. Simultaneously, the IGBT opens in the FCL. MOA1 quits operation after absorbing energy at  $t_3$ . At  $t_4$ , the IGBT opens in the MB. MOA2 absorbs the energy of the fault current during turn-off until the CLHCB isolates the fault at  $t_5$ . The simulation verification process is separated into six periods.

(1)  $t < t_0$ : The system is operating stably in this stage, and the fault occurs at  $t_0$ .

(2)  $t_0 < t < t_1$ : The proposed CLHCB receives the trip signal at  $t_1$ . Figure [14](#page-7-0)a shows the present current flow path of  $i_{\text{dc}}$ .

(3)  $t_1 < t < t_2$ : The LCS is opened at  $t_1$ , while the IGBTs in the FCL and MB turn on. The UFD starts to turn off. The fault current increases rapidly during this period. Fig-ure [14b](#page-7-0) shows the present current flow path of  $i_{\text{dc}}$ .

(4)  $t_2 < t < t_3$ : Fig. [14](#page-7-0)c shows the present flow path of  $i_{dc}$ . After the UFD in the load current path is opened to a

<span id="page-6-1"></span>**Table 1** Major parameters of the simulation model

Parameters	Value
Rated voltage $U_{dc}$	320 kV
Equivalent inductance L	$150 \text{ mH}$
Equivalent resistance $R$	$3\Omega$
current-limiting inductor $L_0$	$200 \text{ mH}$
EDC R <sub>d</sub>	$10 \Omega$
Load resistance $R_s$	$320 \Omega$

safe distance, the IGBTs in the FCL are turned off. The voltage across MOA1 in the FCL reaches its operational voltage. When MOA1 fnishes absorbing fault current energy at  $t_3$ , its current value decreases to zero. The UFD opens when the safe breaking distance is reached. The UFD is a mechanical switch with an opening resistance that is much higher than the opening resistance of the LCS. The UFD prevents overvoltage in the LCS.



<span id="page-6-2"></span>**Fig. 13** Control flowchart of the proposed CLHCB

(5)  $t_3 < t < t_4$ : Fig. [14d](#page-7-0) shows the present flow path of  $i_{\text{dc}}$ . During this period, MOA1 exits operation after completing fault current energy absorption, and  $L_0$  in the FCL is input into the circuit. As can be seen in Fig. [15a](#page-8-0) and Fig. [15](#page-8-0)b, the current growth rate is noticeably slowed, and the proposed CLHCB has achieved the current limiting function.

(6)  $t > t_4$ : Fig. [14e](#page-7-0) shows the present flow path of  $i_{dc}$  and  $i_{DR}$ .  $L_0$  starts releasing energy through the EDC at  $t_4$ . The voltage at both ends increases when the IGBT in the MB is turned off at  $t_4$ . MOA2 starts to operate for energy dissipation after its operating voltage is reached, and the fault current drops rapidly. When the fault current is reduced to zero, fault isolation is achieved. Figure [15c](#page-8-0) shows the energy dissipated by the MOA.

Figure [16](#page-8-1) shows comparative simulation results with or without the fault current limit function. From the simulation comparison results, it can be seen that the CLHCB can reduce the fault current value by 58.3% 5 ms after fault occurrence. The fault current limiting function is realized.

#### **4.3 CLHCB simulation verifcation in a dc grid**

Figure [17](#page-8-2) shows the system for the simulation test. The main parameters of the simulated test system are listed in Table [2](#page-8-3) .

This section assesses the feasibility of the proposed CLHCB in a DC grid. Before  $t = 3$  s, the system operated in a stable state. At  $t = 3.5$  s, a fault occurred, which caused a rapid increase in the current within the faulty line. The CLHCB received a trip signal at  $t = 3.5005$  s, followed by the opening of the UFD and the IGBT in the FCL. The voltage subsequently surged to the action voltage of MOA1, with the current limiting inductor *L* 0 being fully incorporated into the circuit to constrain the current increase rate once the current in MOA1 decreased to zero. At  $t = 3.505$  s, the IGBTs in the MB were switched off, and MOA2 absorbed the fault energy until fault isolation is completed.

A fault current waveform of the system is shown in Fig. [18.](#page-8-4) Simulation results show that the CLHCB achieves the function of fault current limitation and fault isolation.

#### **4.4 Performance comparison**

Using the same parameter settings, Fig. [19a](#page-9-0) depicts that the fault isolation speed of the CLHCB with EDC is 27.4% faster than that of the CLHCB without EDC. Figure [19](#page-9-0)b compares the energy absorption of the MOA. EDC consumes the energy stored in  $L_0$ , which reduces the

<span id="page-7-0"></span>





<span id="page-8-0"></span>**Fig. 15** Simulation results: **a** currents  $i_{dc}$  flowing through CLHCB, **b** currents  $i_{dc}$ ,  $i_{LCS}$ ,  $i_{IGBT}$ ,  $i_{MOA2}$  flowing through, LCS, IGBT, and MOA2,  $\mathbf{c}$   $E_T$ ,  $E_{\text{MOA1}}$ , and  $E_{\text{MOA2}}$  absorbs the total energy (the absorbed energy of MOA1 and MOA2)



<span id="page-8-1"></span>**Fig. 16** Fault current comparison waveforms

MOA energy consumption by 46.4% when compared to the CLHCB without EDC.

The proposed CLHCB is compared to the ABB HCB for a complete performance evaluation using the same simulation



<span id="page-8-2"></span>**Fig. 17** Simulation test system

<span id="page-8-3"></span>**Table 2** Simulation test system parameters

Parameter	Symbol	Value
DC voltage	$U_{\text{dc}}$	640 kV
Voltage ratio of transformer	T1	33/370
Voltage ratio of transformer	T <sub>2</sub>	370/230
Line reactance	$L_{\rm n}$	$130 \text{ mH}$
Number of sub-modules	n	76
Overhead line length		120 km



<span id="page-8-4"></span>**Fig. 18** Fault current waveform of the system

parameters. Figure [20a](#page-9-1) illustrates fault current simulation results. The CLHCB with a fault current-limiting function exhibits a current of only 4.8 kA at the same moment, which represents a reduction of 55.6% when compared to the ABB HCB. In terms of FIT, the fault isolation speed of the CLHCB is 22.9% faster than that of the ABB HCB. Figure [20](#page-9-1)b shows result of the energy absorption of the MOA. When compared to the ABB HCB, the energy absorption of the MOA in the CLHCB was reduced by 70.8%.

#### **5 Economic analysis**

This paper compares the proposed CLHCB to the ABB HCB economically. Semiconductor components and the MOA are more costly than other components. The commercially



<span id="page-9-0"></span>**Fig. 19** Simulation comparison results: **a** fault current waveforms, **b** energy absorption by MOA



<span id="page-9-1"></span>**Fig. 20** Simulation comparison results: **a** fault current waveforms, **b** energy absorption by MOA

available high-power IGBT module 5SNA 2000K451300 (4.5 kV, 2 kA, 2480 USD), the current limiting inductor  $L_0$ PKK-320–5000-200 (320 kV, 5 kA, 200 mH 0.95MUSD) and the MOA are 15,485 USD/MJ.

<span id="page-9-2"></span>**Table 3** Simulation DC grid system parameters





**Fig. 21** Experimental platform

<span id="page-9-4"></span><span id="page-9-3"></span>**Table 4** Major parameters of the experimental platform

Parameters	Value
Rated voltage $U_{\text{dc}}$	50 V
Equivalent DC line inductor $L$	3mH
current limiting inductor $L_0$	4 mH
EDC R <sub>d</sub>	$5\Omega$
Load resistance $R_s$	$25 \Omega$
<b>MOA</b>	14D101K

Table [3](#page-9-2) shows that the CLHCB solution described in this paper can lower investment costs by 23.8%. The CLHCB with current-limiting capabilities is more cost-efective and can greatly minimize the need for power electronics.

# **6 Experimental verifcation**

To verify the efectiveness of the proposed CLHCB, the prototype shown in Fig. [21](#page-9-3) was established based on the experimental platform shown in Fig. [1.](#page-1-0) The main parameters of the prototype are provided in Table [4.](#page-9-4) To ensure precise control of the action time, the UFD in the experimental circuit is equivalent to an IGBT module.

The experimental fault current and MB voltage are shown in Fig. [22](#page-10-14). After a fault occurs, the CLHCB receives the shunt signal and starts to operate. When the current limiting



<span id="page-10-14"></span>**Fig. 22** MB voltage and system current waveforms



<span id="page-10-15"></span>**Fig. 23** CLHCB voltage waveform

inductor is fully engaged in the circuit, the growth rate of the fault current is signifcantly reduced compared to when the fault frst occurred. In addition, the fault current limiting function is realized. The IGBT of the MB then disconnects, and MOA2 starts to absorb the fault current energy. Then the voltage across the MB stabilizes to the supply voltage.

The voltage across the CLHCB in the experiment is shown in Fig.  $23$ . When the UFD is turned off, the voltage at both ends of it increases and then falls until it stabilizes to a certain value. When the MB is turned off, the voltage reaches the operating voltage of MOA2, which starts to absorb the energy of the fault current. Subsequently, the fault current decreases to zero, and the voltage at both ends of the CLHCB is stabilized at the supply voltage.

## **7 Conclusion**

This paper proposed a current-limited HCB. An FCL was shown to reduce the capacity requirement of the CLHCB, speed up fault isolation, and provide a current limiting function. An EDC was shown to consume the energy stored in  $L_0$  and to reduce the energy absorbed by MOA2, which reduced the FIT. Simulation results showed that the energy dissipation of the MOA can be reduced by 70.8% when compared to the ABB HCB, with a 22.9% lower FIT. When compared with the ABB HCB solution, the topology of the proposed CLHCB reduced investment cost by 23.8%. Finally, experiments verified the effectiveness of the proposed CLHCB.

**Acknowledgements** This work was supported in part by the National Natural Science Foundation of China (52277171).

**Funding** This study was supported by National Natural Science Foundation of China, 52277171, Yiqi Liu.

**Data availability** The data are available from the corresponding author on reasonable request.

# **References**

- <span id="page-10-0"></span>1. Gomis-Bellmunt, O., Sau-Bassols, J., Prieto-Araujo, E., et al.: Flexible converters for meshed HVDC grids: from fexible AC transmission systems (FACTS) to fexible DC grids. IEEE Trans. Power Deliv. **35**(1), 2–15 (2019)
- <span id="page-10-1"></span>2. Ali, Z., Terriche, Y., Abbas, S.Z., et al.: Fault management in DC microgrids: A review of challenges, countermeasures, and future research trends. IEEE Access **9**, 128032–128054 (2021)
- <span id="page-10-2"></span>3. Wang, S., Zhou, X., Tang, G., et al.: Analysis of submodule overcurrent caused by DC pole-to-pole fault in modular multilevel converter HVDC system. Proc. CSEE **31**(1), 1–7 (2011)
- <span id="page-10-3"></span>4. Luo, Y., He, J., Li, M., et al.: Analytical calculation of transient short-circuit currents for MMC-based MTDC grids. IEEE Trans. Industr. Electron. **69**(7), 7500–7511 (2021)
- <span id="page-10-4"></span>5. Callavik, M., Blomberg, A., Hafner, J., Jacobson, B.: The hybrid HVDC breaker—An innovation breakthrough enabling reliable HVDC grids. ABB Grid Systems. 1–10 (2013)
- <span id="page-10-5"></span>6. Kapoor, R., Shukla, A., Demetriades, G.: State of art of power electronics in circuit breaker technology. 2012 IEEE Energy Conversion Congress and Exposition (ECCE). IEEE, 615–622 (2012)
- <span id="page-10-6"></span>7. Xue, S., Chen, X., Liu, B., et al.: A multi-port current-limiting hybrid DC circuit breaker based on thyristors. IEEJ Trans. Electr. Electron. Eng. **17**(4), 514–524 (2022)
- <span id="page-10-7"></span>8. Xiang, W., Yang, S., Xu, L., et al.: A transient voltage-based DC fault line protection scheme for MMC-based DC grid embedding DC breakers. IEEE Trans. Power Deliv. **34**(1), 334–345 (2018)
- <span id="page-10-8"></span>9. Abramovitz, A., Smedley, K.M.: Survey of solid-state fault current limiters. IEEE Trans. Power Electron. **27**(6), 2770–2782 (2012)
- 10. Li, B., He, J., Li, Y., et al.: A novel solid-state circuit breaker with self-adapt fault current limiting capability for LVDC distribution network. IEEE Trans. Power Electron. **34**(4), 3516–3529 (2019)
- <span id="page-10-9"></span>11. Fang, L., Jian, C., Lin, X., et al.: A novel solid state fault current limiter for DC power distribution network. IEEE, 1284–1289 (2008)
- <span id="page-10-10"></span>12. Daozhuo, J., Chi, Z., Huan, Z., et al.: A scheme for currentlimiting hybrid DC circuit breaker. Autom. Electr. Power Syst. **38**(4), 65–71 (2014)
- <span id="page-10-11"></span>13. Pang, H., Wei, X.: Research on key technology and equipment for Zhangbei 500 kV DC grid. 2018 International Power Electronics Conference (IPEC-Niigata 2018-ECCE Asia). IEEE, 2343–2351 (2018)
- <span id="page-10-12"></span>14. Xu, J., Zhao, X., Han, N., et al.: A thyristor-based DC fault current limiter with inductor inserting–bypassing capability. IEEE J. Emerg. Sel. Top. Power Electron. **7**(3), 1748–1757 (2019)
- <span id="page-10-13"></span>15. Li, C., Li, S., Zhao, C., et al.: A novel topology of current-limiting hybrid DC circuit breaker for DC grid. Proc. CSEE **37**(24), 7154– 7162 (2017)

<span id="page-11-1"></span><span id="page-11-0"></span>17. Wang, Z., Hou, Z., Wang, S., et al.: A topology of H-type highvoltage DC circuit breaker with current-limiting function and its control strategy. IEEJ Trans. Electr. Electron. Eng. **15**(12), 1740–1750 (2021)

Springer Nature or its licensor (e.g. a society or other partner) holds exclusive rights to this article under a publishing agreement with the author(s) or other rightsholder(s); author self-archiving of the accepted manuscript version of this article is solely governed by the terms of such publishing agreement and applicable law.



**Qichao Chen** received his Ph.D. degree from the Harbin Institute of Technology, Harbin, China, in 2015. Since 2016, he has been an engineer in the State Grid Economic and Technological Research Institute Co., Ltd., Beijing, China. His current research interests include fexible high voltage direct current (HVDC) transmission systems and power-electronics-based power system stability analysis and control.



**Junyuan Zheng** is presently working toward his M.S. degree in Control Theory and Control Engineering at the Northeast Forestry University, Harbin, China. His current research interest include sub-synchronous oscillation suppression and multiterminal DC transmission.



**Zhaoyu Duan** is presently working toward his M.S. degree in Control Theory and Control Engineering at the Northeast Forestry University, Harbin, China. His current research interests include multiport power electronic transformers based on modular multilevel converter topologies.



**Bingkun Li** is presently working towards his M.S. degree in Control Theory and Control Engineering at the Northeast Forestry University, Harbin, China. His current research interests include HVDC transmission systems, DC circuit breakers, and wind power grid integration.



**Yiqi Liu** received his Ph.D. degree in Electrical Engineering from the Harbin Institute of Technology, Harbin, China, in 2016. He joined the Northeast Forestry University, Harbin, China, in 2016, where he is presently working as a professor. His current research interests include power electronics for renewable energy sources, multilevel converters, highvoltage direct-current technology, DC micro-grids, energy conversion, and wireless power transfer systems.



**Laicheng Yin** is presently working towards his Ph.D. degree in Mechanical Engineering at the Northeast Forestry University, Harbin, China. His current research interests include ofshore wind power generation technology based on HVDC transmission.

