ORIGINAL ARTICLE

Generalized switched‑capacitor multilevel inverter topology with self‑balancing capacitors

KasinathJena¹[®] • Chinmoy Kumar Panigrahi¹ • Krishna Kumar Gupta² • Dhananjay Kumar³ • **Niraj Kumar Dewangan4**

Received: 26 July 2021 / Revised: 27 April 2022 / Accepted: 28 April 2022 / Published online: 19 May 2022 © The Author(s) under exclusive licence to The Korean Institute of Power Electronics 2022

Abstract

This paper presents a switched-capacitor topology with fewer switching components and reduced voltage stresses. The circuit contains eight switches and two capacitors to generate a fve-level voltage waveform. This paper provides in-depth descriptions of the structural design, operation, and loss analysis. Inherently self-balanced capacitors are utilized in the proposed topology, which eliminates the need for additional charge balancing circuits and sensors. The control action was implemented using a simple logic-based multicarrier pulse width modulation (PWM) strategy. A brief comparative analysis with state-of-the-art topologies has been presented to demonstrate the merits of the developed topology. Finally, the feasibility and efficacy of the suggested topology have been evaluated using simulation and experimental testing to ensure that it is both feasible and efective.

Keywords Cost function · Multilevel inverter · Pulse width modulation · Switched capacitor

1 Introduction

Renewable and sustainable energy sources, such as solar and wind farms, have gained considerable attention from researchers and industry in recent years due to their reduced environmental effect and increasing economic benefits. Due to the rapid improvements in power electronics equipment technology, numerous power converter topologies for new energy/power systems have been developed. Multilevel inverters (MLIs) are the most popular of these topologies. This is to the reduced d*v*/d*t* stress on the switch, high power quality, reduced filter size, greater efficiency, reduced EMI, etc. [\[1](#page-8-0), [2](#page-8-1)].

 \boxtimes Kasinath Jena kasi.jena@gmail.com

- School of Electrical enginering, Kalinga Institute of Industrial Technology (KIIT), Bhubaneswar, India
- ² Department of Electrical and Instrumentation Engineering, Thapar Institute of Engineering and Technology (TIET), Patiala, India
- ³ Department of Electrical Engineering, Maulana Azad National Institute of Technology (MANIT), Bhopal, India
- ⁴ Department of Electrical Engineering, National Institute of Technology (NIT), Raipur, India

Standard multilevel inverters are generally classified as diode clamped, fying capacitor (FC), and cascading H-bridge (CHB) inverters. These traditional inverters have several advantages over two-level inverters. These advantages include lower switching and conduction power losses, better efficiency, and a significantly improved power quality. On the other hand, these topologies have several drawbacks. Diode clamped and fying capacitor inverters having issues with capacitor voltage balancing and requiring more clamping diodes to achieve higher voltage levels [[3](#page-8-2)]. Requiring several isolated DC sources for an increased number of voltage levels constitutes the main constraint of CHB inverters [[4\]](#page-8-3). The voltage gain of all of the modules listed above is limited to one, which is a common limitation among classical multilevel inverters. These difficulties may make these converters unsuitable for industrial uses. Achieving the maximum voltage level from a DC source is advocated in [[5\]](#page-8-4). In addition, there is a lack of voltage boosting capacity in modifed structural designs.

As a result, there is a rising trend towards designing novel switched-capacitor (SC) inverter topologies with integrated voltage boosting, self-balancing of capacitor voltage self, and a reduced number of device components. SC confgurations can be classifed into two categories: single-stage and two-stage structures. Single-stage confgurations have several advantages over two-stage configurations, especially the absence of a rear-end H-Bridge. The rear-end H-bridge provides switches with high voltage stress [[6,](#page-8-5) [7](#page-8-6)]. As a result, high voltage applications are restricted since the backside H-bridge requires switches with a rated voltage that is equal to the peak output voltage. In $[8]$ $[8]$, a singlestage fve-level topology was proposed with lower voltage stress and a reduced component count when compared to previous designs. The authors of [\[9](#page-8-8)[–13](#page-8-9)] presented multiple cases of fve-level topologies. However, these topologies have a limited ability to boost input voltage. Similarly, in [\[14–](#page-8-10)[17\]](#page-8-11), 5-level topologies employed an increased number of switching components to achieve a voltage gain of two. In [[18](#page-8-12), [19](#page-8-13)], a five-level architecture was presented that is defcient in terms of its boosting capability. The authors of [\[20\]](#page-8-14), proposed a nine-tier topology that used 11 switches and two capacitors to achieve a voltage gain of two. In addition, the topology in [[21\]](#page-8-15) can enhance the gain. However, generalized SC structures require more switching components. The authors of [[22,](#page-8-16) [23\]](#page-8-17) proposed a fve-level fying capacitor topology that consists of ten switches and four capacitors. In practice, this is less attractive since it has more switching elements. The authors of [\[24](#page-8-18), [25](#page-8-19)] presented the simplest topology with the smallest number of power components. However, it needs to use two separate dc sources, which severely restricts its application. The configurations in [\[26](#page-8-20)[–28](#page-8-21)] allow multilevel inversion while having a high stepup voltage level and a compact design, which is largely due to the switched-diode capacitor cell. However, additional capacitors and diodes were required, and their modulation schemes were complex.

The abovementioned defciencies were the main reason for developing new single-stage SCMLI architecture with the following unique features.

(a) $2 \times$ boosting capability.

(b) The use of a single dc source.

(c) A reduction in the number of switching components.

(d) The capacitor voltage is automatically balanced to ensure proper operation.

(e) Twenty-fve percent of the switches are conducting for any generating level other than zero.

(f) It is well suited for low and medium-voltage applications.

2 Proposed topology

2.1 Circuit description

Fig. 1 Structural design of: **a** proposed topology; **b** generalized circuit diagram

unidirectional-conducting-unidirectional-blocking (*UCUB*), while the remaining switches need to be bidirectional-conducting-unidirectional-blocking (*BCUB*). Five voltage levels $(\pm 2V_{\text{DC}}, \pm 1V_{\text{DC}}, 0)$ are generated by single dc source and two capacitors. Table [1](#page-2-0) shows the proper switching pattern at various voltage levels. In this table '0' and '1' symbolize switch OFF and switch ON. The charging and discharging of capacitors are identifed by "Δ" and "∇ε, respectively. Capacitors charge in the direction of the red-dotted line, while the blue dotted line represents the path taken to synthesize the voltage level. The terminals *x* and *y* are depicted as the load terminals. $v_{xy}(t)$ shows the load voltage. In Fig. [1,](#page-1-0) the terminals labeled *x* and *y* are the load terminals.

2.2 Circuit operation

For better understanding, the equivalent circuits illustrated in Fig. [2a](#page-2-1)–f are used to describe the operating principle of the proposed topology.

(a) **Level 1** $v_{xy}(t) = 0$

The switches S_1 , S_3 , S_5 , and S_7 can simultaneously turn on to reach this level. Both of the capacitances C_1 and C_2 are charged to V_{DC} . Figure [2a](#page-2-1), b depict the direction of the load current as well as the charging route of the capacitors.

(b) Level 2
$$
v_{xy}(t) = +1V_{DC}
$$

Table 1 Valid switching pattern for diferent voltage levels

L Level, *E* Efect of capacitor

Fig. 2 Different voltage levels of the proposed topology: **a**, **b** $v_{xy}(t) = 0$; **c** $v_{xy}(t) = +1V_{DC}$; **d** $v_{xy}(t) = +2V_{DC}$; **e** $v_{xy}(t) = -1V_{DC}$; **f** $v_{xy}(t) = -2V_{DC}$

To reach this level, make sure the switches S_3 , S_5 , and $S₆$ all turn on simultaneously. At this level, the capacitor C_2 is charged to V_{DC} . Figure [2](#page-2-1)c depicts the direction of the load current and the charging route of the capacitors.

(c) **Level 3** $v_{xy}(t) = +2V_{DC}$

To reach this level, turn the switches S_3 , and S_8 on. The stored energy of the capacitor is transferred to the load along with the voltage V_{DC} . This circuit is represented using the equivalent circuit diagram in Fig. [2d](#page-2-1).

(d) Level 4
$$
v_{xy}(t) = -1V_{DC}
$$

 It is possible to attain this level by turning switches S_1 , S_2 , and S_7 on simultaneously. C_1 is charged to the voltage V_{DC} . An equivalent circuit diagram for this level is shown in Fig. [2e](#page-2-1).

(e) **Level 5** $v_{xy}(t) = -2V_{DC}$

The switches S_4 and S_7 are turned on concurrently for this level. Together with V_{DC} , the capacitor C_1 releases the energy

to the load. Figure [2](#page-2-1)f depicts the equivalent circuit for this particular level.

2.3 Acceptable capacitance design standards

Capacitance has a signifcant impact on the cost, size, and efficiency of DC/AC converters. In this case, the capacitance needs to be optimized. The capacitance value is calculated using the following parameters. The length of time the capacitor must be discharged before the next charge, the maximum load current, and the tolerable voltage ripple. Thus, capacitors should be chosen to satisfy the following criterion:

$$
C_i \ge \frac{\Delta Q_{Ci}}{\Delta V_{Ci}}\tag{1}
$$

According to the proposed topology, the discharging amount of the capacitor C_2 can be represented as in [[6](#page-8-5)] so that:

$$
\Delta Q_{C2} = \int_{t_1}^{t_2} i_0 (\sin 2\pi ft - \varnothing) dt
$$
 (2)

Considering the modulation index unity, the values of t_1 , t_2 , t_3 , and t_4 can be obtained from the staircase output voltage of the inverter.

$$
t_1 = \frac{\sin^{-1}\left(\frac{1}{2}\right)}{2\pi f} \tag{3}
$$

$$
t_2 = \frac{\pi - \sin^{-1}\left(\frac{1}{2}\right)}{2\pi f} \tag{4}
$$

$$
t_3 = \frac{\pi + \sin^{-1}\left(\frac{1}{2}\right)}{2\pi f} \tag{5}
$$

$$
t_4 = \frac{2\pi - \sin^{-1}\left(\frac{1}{2}\right)}{2\pi f} \tag{6}
$$

where ' f' and ' i_0 ' represents the fundamental frequency and peak inverter output current respectively. In addition, \varnothing is the power factor angle of the load. Therefore, the required capacitance value can be estimated with a maximum permissible voltage ripple of 10% of the maximum capacitor voltage as:

$$
C_2 \ge \frac{\Delta Q_{C2}}{\Delta V_{C2}} \ge \frac{\Delta Q_{C2} = \int_{t_1}^{t_2} i_0 (\sin 2\pi ft - \varnothing) dt}{0.1 V_{DC}}
$$
(7)

The value of C_1 can be assessed in a similar fashion.

2.4 Self‑balancing mechanism of capacitors

The switching Table [1](#page-2-0) and the voltage levels are shown in Fig. [2a](#page-2-1)–f demonstrate that the capacitors C_1 and C_2 are charging and discharging as a result of the series/parallel approach $[20]$ $[20]$. The capacitor C_1 and C_2 are charged to V_{DC} during the level of zero and $\pm 1V_{\text{DC}}$. C_1 dissipates energy during the negative half of the cycle, while C_2 dissipates energy during the positive half of the cycle. This results in an output voltage that is twice the supply voltage. Due to these charging and discharging processes, the capacitors are naturally self-balanced. As a result, the need for a separate circuit to assist the circuit in selfbalancing is eliminated.

3 Control strategy

Inverter switching pulses are generated using a variety of control techniques. There are two types of control techniques: low switching frequency and high switching frequency [[21](#page-8-15)]. A universal multicarrier pulse width modulation (PWM) method, as shown in Fig. [3](#page-3-0)a, has been implemented and tested in this study. Four carrier frequencies (f_c ₁ ∼ f_c ₄) with magnitudes of 2 kHz are constantly compared with the modulating signal of the frequency (f_r) of 50 Hz. Their outputs are combined to produce an aggregated signal $a(t)$. According to Fig. [3](#page-3-0)a, the aggregated signal is compared with constant using mapped values. Figure [6](#page-3-0)b depicts the reference signal, the carrier signal, and the output voltage.

4 Power losses analysis

The following section provides information on the switching losses, conduction losses, and capacitor ripple losses associated with the proposed topology. The total power losses (P_T) can be expressed as:

$$
P_T = P_{sw} + P_c + P_r \tag{8}
$$

4.1 Switching losses (P_{ew} **)**

Switching losses occur when switches are turned on and off. The switching power losses can be expressed mathematically as [\[21](#page-8-15)]:

Fig. 3 Diagrams showing: **a** multicarrier PWM control scheme; **b** waveforms of the reference, carrier, output voltage, and capacitors voltage

$$
P_{\rm sw} = P_{\rm sw, on} + P_{\rm sw, off} \tag{9}
$$

$$
P_{\text{sw,on},i} = \frac{1}{6} f V_{\text{on},i} I_{\text{on},i} t_{\text{on}}
$$
\n(10)

$$
P_{\text{sw,off},i} = \frac{1}{6} f V_{\text{off},i} I_{\text{off},i} t_{\text{off}}
$$
\n(11)

$$
P_{sw} = \sum_{l=1}^{5} \sum_{i=1}^{8} (P_{sw, on, i} + P_{sw, off, i})
$$
 (12)

where V_{on} , V_{off} are the voltages across the switches before and after they are turn-on. I_{on} , I_{off} are the currents flowing through the switches after turn-on and before the turn of respectively. t_{on} , t_{off} are the turn-on and turn-off time of the switch. *f* denotes the fundamental frequency.

4.2 Conduction losses (P_c)

The internal resistance of the power switches (R_s) and the diode (R_d) dissipates power when they are in the conduction mode, which results in conduction losses. The losses associated with the power switches and diodes can be expressed as follows [\[21](#page-8-15)]:

$$
P_{\rm c,sw} = V_{\rm s,on} I_{\rm s,avg} + I_{\rm s,rms}^2 R_{\rm s,on}
$$
\n(13)

$$
P_{\rm c,d} = V_{\rm d,on} I_{\rm d,avg} + I_{\rm d,rms}^2 R_{\rm d,on}
$$
 (14)

where $V_{s, \text{on}}$, $V_{d, \text{on}}$ are the on-state voltages of switch and diode, respectively. $I_{s,avg}$, $I_{d,avg}$, $I_{s,rms}$, $I_{d,rms}$ Specify the average and rms currents of the switch and diode, respectively. As a result, the total conduction losses associated with the proposed topology are:

$$
P_{\rm c} = \sum_{i=1}^{n} \left(\sum_{k=1}^{n} \left(P_{c,sw,i} + P_{\rm c,d,i} \right) \right)
$$
 (15)

where *i* is the number of switches/diodes, and *k* is the number of the conduction path.

4.3 Ripple losses (P_R **)**

The potential diference between the power source and the capacitor during the charging/discharging intervals causes ripple losses in SC inverters. The voltage ripple (ΔV_c) of each capacitor can be expressed as follows [[5](#page-8-4)]:

$$
\Delta V_C = \frac{1}{C} \int_{t_a}^{t_b} i_C(t) \mathrm{d}t \tag{16}
$$

where $i_C(t)$ is the current flowing through the capacitor during the discharge interval (t_a, t_b) . (t_1, t_2) and (t_3, t_4) are the longest discharge intervals of C_2 and C_1 for the proposed inverter. It is then possible to compute the ripple loss associated with a fundamental cycle of the output voltage as:

Ripple losses
$$
(P_R) = \frac{f}{2} \sum_{n=1}^{2} (C_n \Delta V_{C_n}^2)
$$
 (17)

Consequently, the overall efficiency of the proposed fivelevel inverter can be represented as:

$$
Efficiency = \frac{P_{\text{out}}}{P_{\text{out}} + P_T}
$$
 (18)

*P*_{out} is the output power of the proposed inverter.

5 Simulation and experimental results

To ensure the theoretical validity and usability of the suggested topology, it has been tested on both the MATLAB/ Simulink program and a hardware confguration. Table [2](#page-6-0) presents the simulation and environmental parameters that have been used.

5.1 Simulation outcomes

The proposed topology has been examined theoretically in MATLAB/Simulink under transient conditions. Figure [4](#page-5-0)a–c show the output voltage, output current, and capacitors voltage under transient conditions. It has been observed that the peak value of the load voltage is two times the supply voltage (i.e., $v_{xy}(t)$ 100*V*), and the capacitors maintained their self-balancing efect in all of the cases. Moreover, Fig. [4a](#page-5-0) shows that the load voltage remains unchanged during a step change in load conditions. Figure [4b](#page-5-0) shows a change in the switching frequency from 100 Hz to 2 kHz. Figure [4](#page-5-0)c shows output voltage changes according to the modulation index (0.95–0.5 and 0.5–0.2) and rapidly reached the new state. To determine the switching and conduction losses associated with the proposed model, simulations were performed using PLECS software with a 30Ω pure resistive load.

5.2 Experimental outcomes

With a resistive load of 30 Ω , the FFT analysis of $v_{xy}(t)$ results in a rms output voltage of 67.54 V, with a total harmonic distortion (THD) of 11.6%. Similarly, the FFT analysis of $i_{xy}(t)$ reveals a rms current of 2.214 A, with a 5.2% THD. 152, 5.845, 3.465, and 0.4 W represent the total output power, switching losses, conduction losses, and ripple

Fig. 4 Simulation results: **a** step change in the load; **b** change in the switching frequency (100 Hz to 2 kHz); **c** change in the modulation index (0.95–0.5, 0.5–0.2)

Fig. 5 Photograph of the experimental setup

losses, respectively. In this case, the efficiency of the inverter is 93%.

A laboratory prototype has been developed to experimentally evaluate the efects and practicality of the proposed five-level SC architecture. The UCUB configuration for the switches S_1 and S_5 is implemented with MOSFETs (IRF640NPBF) with series-connected diodes (MBR30100CT). In this experimental work, for the 8 power switches (S_1-S_8) a total of 8 gate-driver ICs (TLP250) soldered at the back of the PCB with a multi-output (multiwinding) transformer was also employed for electrically isolated supplies. Figure [5](#page-5-1) shows the experimental setup designed with the parameters given in Table [2.](#page-6-0)

(i) *Steady-state analysis* Figure [6a](#page-5-2) shows the results of experiments in the absence of a load and under steady state conditions. In the absence of a load, it generates a voltage of five levels, and has a maximum value of 100 V. Moreover, a steady-state study was performed for a R–L load (30 Ω), 50 mH). Figure [6a](#page-5-2) shows that the suggested architecture provides fve-level voltages with 50 V in each of the steps. The capacitors are self-balanced, and the voltage ripples are minimal.

(ii) *Dynamic response analysis* Dynamic conditions such as a step-change in the load, a change in the switching frequency, and a change in the modulation index are used to assess the performance of the inverter. Results of these dynamic conditions are depicted in Fig. [6](#page-5-2)b–d. Figure [6](#page-5-2)b shows a step-change in the loading condition. It can be seen that, despite the abrupt change in load, the voltage level of the system stays unchanged, and the voltage of the capacitors is completely self-balanced. Figure [6c](#page-5-2) shows that the changes in the switching frequency afect the output voltage and current i.e., when the switching frequency was changed from 100 Hz to 2 kHz, it shows that the output voltage and current quickly respond to the sudden change. The modulation index changing from 0.95 to 0.5 and then back to 0.5 to 0.2 is shown in Fig. [6](#page-5-2)d. This shows that the inverter completes its transient processes quickly.

Fig. 6 Experimental results: **a** no load and steady state conditions; **b** step change in the load condition; **c** change in the switching frequency (100 Hz to 2 kHz); **d** change in the modulation index $(M=0.95-0.5, 0.5-0.2)$; **e** voltage stress across a few switches

Fig. 7 FFT analysis of: **a** output voltage; **b** output current

Experimental results of the FFT analysis are displayed in Fig. [7a](#page-6-1), b. The efficiency obtained from the experimental setup by a power quality analyzer (fuke 43B) is 92.86%. The obtained efficiency is slightly lower than the findings from the simulation. The test fndings coincide with the modeling result, which demonstrates the viability of the proposed structure.

6 Comparative analyses

The merits of the proposed SC topology have been compared with the conventional and prior state-of-the-art topologies in terms of the number of switching components per level factor, total standing voltage, DC source requirements, boosting capability, and cost function. Table [3](#page-6-2) includes a comprehensive comparison of several aspects of various designs.

6.1 DC sources

Table [3](#page-6-2) shows that the CHB architecture and the architecture in [[19](#page-8-13)] necessitate several dc supply inputs to generate fve voltage levels. This ultimately increases the cost and complexity of the circuit by including many input sources. Since the proposed topology needs only one DC source, the circuit design is inexpensive and simple.

 N_l No. of level, N_s No. of source, N_{sw} No. of switches, N_c No. of the capacitor, N_d No. of the diode, N_d No. of the driver unit, *TSV* total standing voltage, *PIV* Peak inverse voltage, *FC*∕*^L* Component count per level, *A* Boosting ability, *P* Proposed topology

Table 3 Comparative analysis with recent SC topologies

6.2 Switching components per level factor

The switching components per level factor $F_{c/l}$ is defined as the relationship between the total number of switching components and the total number of possible voltage levels. This factor can be mathematically expressed as:

$$
F_{c/l} = \frac{N_s + N_{sw} + N_c + N_d + N_{dri}}{N_l}
$$
(19)

This is a proportional factor since it is proportionate to the topologies total cost and overall size. The suggested topology has the beneft of low switching components per level factor when compared to the CHB, NPC, FC, and the topologies in $[10-13, 17, 22]$ $[10-13, 17, 22]$ $[10-13, 17, 22]$ $[10-13, 17, 22]$ $[10-13, 17, 22]$ $[10-13, 17, 22]$. The topology in $[11]$ $[11]$ has the least components per level factor. However, its gain is limited.

6.3 Total standing voltage (TSV)

Total standing voltage is defned as the sum of the blocking voltages of all individual switches. For the creation of the novel multilevel inverter architecture, this is extremely important. The topologies in [[22](#page-8-16), [27\]](#page-8-27) have higher values of TSV +PIV. When compared to the proposed topology, the topologies $[9-11, 13, 15, 17, 26, 32]$ $[9-11, 13, 15, 17, 26, 32]$ $[9-11, 13, 15, 17, 26, 32]$ $[9-11, 13, 15, 17, 26, 32]$ $[9-11, 13, 15, 17, 26, 32]$ $[9-11, 13, 15, 17, 26, 32]$ $[9-11, 13, 15, 17, 26, 32]$ $[9-11, 13, 15, 17, 26, 32]$ $[9-11, 13, 15, 17, 26, 32]$ $[9-11, 13, 15, 17, 26, 32]$ $[9-11, 13, 15, 17, 26, 32]$ $[9-11, 13, 15, 17, 26, 32]$ $[9-11, 13, 15, 17, 26, 32]$ have a comparatively low total standing voltage. However, other factors such as the absence of boosting capability and the high component count per level factor make them less attractive and economical.

6.4 Voltage boosting capability

The quality of the power is determined by the THD. It also serves the needs of various interconnection systems such as renewable grid systems, electric vehicles, and so on. In Table [3](#page-6-2), it can be seen that the traditional topology and the topologies in $[9-14, 19, 26, 32]$ $[9-14, 19, 26, 32]$ $[9-14, 19, 26, 32]$ $[9-14, 19, 26, 32]$ $[9-14, 19, 26, 32]$ $[9-14, 19, 26, 32]$ $[9-14, 19, 26, 32]$ $[9-14, 19, 26, 32]$ are unable to increase the input voltage. Therefore, electric cars cannot use these topologies.

6.5 Cost function

This section is crucial for evaluating the overall cost since it allows for the assessment of the overall cost. The switching components and the total standing voltage (*TSV*+*PIV*) are closely related to the cost function and are expressed as [\(20](#page-7-0)):

$$
CF = \frac{(N_{sw} + N_c + N_d + N_{dri} + \propto (TSV + PIV)}{N_l} \times N_s \tag{20}
$$

When the *TSV* and switching components are given equal significance, the value of α is one, and when the switching components are given more priority, the value of α is larger than one, and vice versa. For the proposed topology α is treated as a single entity. Except for $[10-13,$ $[10-13,$ $[10-13,$ [15,](#page-8-25) [26,](#page-8-20) [27\]](#page-8-27), it is clear from Table [3](#page-6-2) that the total cost of the proposed structural design is projected to be modest.

7 Discussions of fndings and applicability

As demonstrated by the simulation and experimental results for the proposed architecture, a fve-level waveform with twice the voltage gain is generated. The chosen values ensure that the capacitors operate satisfactorily in terms of voltage ripples at a full load. The power loss distribution in the switches indicates that the proposed topology is more efficient. In terms of possible applications for the suggested topology, the following have been found based on a review of the literature on SCMLIs.

7.1 High‑frequency ac distribution

The high-frequency alternating current (HFAC) power distribution system (PDS) has become increasingly popular in high-power density applications such as telecommunication, spacecraft, and computer systems due to its signifcant reduction in the number of power conversion stages [[28](#page-8-21)], transformer size, and flter size. The use of a HFAC PDS in small-scale networks such as micro grids, buildings [[29\]](#page-8-30), and electric vehicles [\[24](#page-8-18)] is another new application for this technology. Due to the capacitor voltage imbalance difficulties in these applications, standard multilevel topologies with more than five levels are less feasible [[30\]](#page-8-31). Thus, SCMLIs have become a preferred choice for HFAC applications [[8](#page-8-7)]. SCMLI topologies reduce the need for magnetic circuits or dc-dc boost converters at low voltage sites.

7.2 Photovoltaic (PV) based power generation systems and electric vehicle (EV) traction system

The power available through renewable energy, such as photovoltaic systems, is relatively low. Voltage boosting is achieved either by cascading PV modules, using a dc-dc boost inverter, or using a step-up transformer. All of these technique increases the number of components, costs, volume, and power losses [\[31\]](#page-8-28). However, the use of SCMLIs provides a good voltage gain, capacitor self-balancing, highresolution waveforms for grid compatibility, and decreased fltering requirements [\[32](#page-8-29)].

8 Conclusion

A new innovative SC multilevel inverter with fve voltage levels and a lower device count was presented in this article. In-depth descriptions of the topological design, operation, and power losses were provided. A simple logic-based PWM technique was implemented to provide a smooth control approach. The proposed architecture can include a small number of switching components, a self-balancing capacitor voltage, and a low-cost function. The advantages of the proposed topology over prior state-of-the-art topologies were shown via comparative investigations. Proofs of the concept were given with experimental results that show good agreement with MATLAB/Simulink fndings, which indicates the efficacy and practicality of the proposed topology.

References

- 1. Gupta, K.K., Ranjan, A., Bhatnagar, P., Sahu, L.K., Jain, S.: Multilevel inverter topologies with reduced device count: a review. IEEE Trans. Power Electron. **31**(1), 135–151 (2016)
- 2. Leon, J.I., Vazquez, S., Franquelo, L.G.: Multilevel converters: control and modulation techniques for their operation and industrial applications. Proc. IEEE **105**(11), 2066–2081 (2017)
- 3. Rodriguez, J., Lai, J.S., Peng, F.Z.: Multilevel inverters: a survey of topologies, controls, applications. IEEE Trans. Ind. Electron. **49**(4), 724–738 (2002)
- 4. Malinowski, M., Gopakumar, K., Rodriguez, J., et al.: A survey on cascaded multilevel inverters. IEEE Trans. Ind. Electron. **57**, 2197–2206 (2010)
- 5. Gupta, K.K., Jain, S.: Topology for multilevel inverters to attain the maximum number of levels from given DC sources. IET Power Electron. **5**(4), 435–446 (2012)
- 6. Hinago, Y., Koizumi, H.: A switched-capacitor inverter using series/parallel conversion with an inductive load. IEEE Trans. Ind. Electron. **59**(2), 878–887 (2012)
- 7. Babaei, E., Gowgani, S.S.: Hybrid multilevel inverter using switched capacitor units. IEEE Trans. Ind. Electron. **61**(9), 4614–4621 (2014)
- 8. Jena, K., Panigrahi, C. K. Gupta, K. K.: A single-phase step-up 5-level switched-capacitor inverter with reduced device count. In 2021 1st International Conference on Power Electronics and Energy (ICPEE), pp. 1–6 (2021)
- 9. Siddique, M.D., Mekhilef, S., Shah, N.M.: New switched-capacitor-based boost inverter topology with reduced switch count. J. Power Electron. **20**(4), 926–937 (2020)
- 10. Saeedian, S.M., Hosseini, J.: Adabi: Step-up switched-capacitor module for cascaded MLI topologies. IET Power Electron. **11**(7), 1286–1296 (2018)
- 11. Samanbakhsh, R., Taheri, A.: Reduction of power electronic components in multilevel converters using new switched capacitor-diode structure. IEEE Trans. Ind. Electron. **63**, 7204–7214 (2016)
- 12. Wang, H., Kou, L., Liu, Y.F., et al.: A seven-switch fve-level active-neutral point-clamped converter and its optimal modulation strategy. IEEE Trans. Power Electron. **32**, 5146–5161 (2017)
- 13. Gautam, S.M., Sahu, L., Gupta, S.: A single-phase fve-level inverter topology with switch fault tolerance capabilities. IEEE Trans. Ind. Electron. **64**(3), 2004–2014 (2017)
- 14. Barzegarkhoo, R., Zamiri, E., Vosoughi, N., Kojabadi, H.M., Chang, L.: Cascaded multilevel inverter using the series connection of novel capacitor-based units with minimum switch count. IET Power Electron. **9**, 2060–2075 (2016)
- 15. Meysam, S., Hosseini, S.M., Adabi, J.: A fve-level step-up module for multilevel inverters: topology, modulation strategy, and implementation. IEEE J. Emerg. Sel. Top. Power Electron. **6**(4), 2215–2226 (2018)
- 16. Lee, S.S., Lim, C.S., Siwakoti, Y.P., Lee, K.: Dual-T-Type 5-Level cascaded multilevel inverter (DTT-5L-CMI) with double voltage boosting gain. IEEE Trans. Power Electron. **35**(9), 9522–9529 (2020)
- 17. Niu, D., Hao, T., Gao, F., Qin, F., Ma, Z., Zhou, K., Li, W.: A novel switched-capacitor fve-level T-Type inverter. In IEEE, 2nd International Conference on Smart Grid and Renewable Energy (SGRE) (2019)
- 18. Ye, Y., Chen, S., Zhang, X., Yi, Y.: Half-bridge modular switched-capacitor multilevel inverter with hybrid pulse width modulation. IEEE Trans. Power Electron. **35**(8), 8237–8247 (2020)
- 19. Ruiz-Caballero, D.A., Ramos-Astudillo, R.M., Mussa, S.A., Heldwein, M.L.: Symmetrical hybrid multilevel dc/ac converters with a reduced number of insulated dc supplies. IEEE Trans. Ind. Electron. **57**(7), 2307–2314 (2010)
- 20. Taghvaie, A., Adabi, J., Rezanejad, M.: A self-balanced step-up multilevel inverter based on switched-capacitor structure. IEEE Trans. Power Electron. **33**(1), 199–209 (2017)
- 21. Bhatnagar, P., Agrawal, R., Dewangan, N.K., Jain, S.K., Gupta, K.K.: Switched capacitors 9-level module (SC9LM) with reduced device count for multilevel DC to AC power conversion. IET Electric Power Appl. **13**(10), 1544–1552 (2019)
- 22. He, L., Cheng, C.: A fying-capacitor-clamped fve-level inverter based on bridge modular switched-capacitor topology. IEEE Trans. Ind. Electron. **63**(12), 7814–7822 (2016)
- 23. Panda, K.P., Bana, P.R., Panda, G.: A switched-capacitor selfbalanced high-gain multilevel inverter employing a single DC source. IEEE Trans. Circuits Syst. II Express Briefs. **67**, 3192– 3196 (2020)
- 24. Liao, Y.H., Lai, C.M.: Newly-constructed simplifed singlephase multi string multilevel inverter topology for distributed energy resources. IEEE Trans. Power Electron. **26**(9), 2386– 2392 (2011)
- 25. Gupta, K.K., Jain, S.: A novel multilevel inverter based on switched DC sources. IEEE Trans. Ind. Electron. **61**(7), 3269– 3278 (2014)
- 26. Gao, F.: An enhanced single-phase step-up fve-level inverter. IEEE Trans. Power Electron. **31**(12), 8024–8030 (2016)
- 27. Chen, J., Wang, C., Li, J.: Single-phase step-up fve-level inverter with phase-shifted pulse width modulation. J. Power Electron. **19**(1), 134–145 (2019)
- 28. Chen, J., Hou, S., Deng, F., Chen, Z., Li, J.: An interleaved fvelevel boost converter with voltage-balance control. J. Power Electron. **16**(5), 1735–1742 (2016)
- 29. Antaloae, C.C., Marco, J., Vaughan, N.D.: Feasibility of high frequency alternating current power for motor auxiliary loads in vehicles. IEEE Trans. Veh. Technol. **60**(2), 390–405 (2011)
- 30. Ceglia, G., Guzman, V., Sanchez, C., Ibanez, F., Walter, J., Gimenez, M.I.: A new simplifed multilevel inverter topology for DC-AC conversion. IEEE Trans. Power Electron. **21**(5), 1311– 1319 (2006)
- 31. Kuncham, S.K., Annamalai, K., Subrahmanyam, N.: A two-stage Type hybrid fve-level transformerless inverter for PV applications. IEEE Trans. Power Electron. **35**(9), 9510–9521 (2020)
- 32. Chen, M., Loh, P.C., Yang, Y., Blaabjerg, F.: A six-switch sevenlevel triple-boost inverter. IEEE Trans. Power Electron. **36**(2), 1225–1230 (2021)

Kasinath Jena received his B.E. degree from Fakir Mohan Univer sity, Balasore, India, in 2002; and his M. Tech degree from Centu rion University, Odisha, India, in 2015. He is presently working towards his Ph.D. degree in the School of Electrical Engineering, Kalinga Institute of Industrial Technology (KIIT), Bhubane swar, India. His current research interests include multilevel inverters.

Dhananjay Kumar received his B.E. degree in Electrical and Electronics Engineering from the Lakshmi Narain College of Tech nology (LNCT), Bhopal, India; and his M.Tech. degree in Electri cal Drives from the Maulana Azad National Institute of Tech nology (MANIT), Bhopal, India, in 2017, where he is presently working towards his Ph.D. degree. His current research interests include multilevel inverters and DC–DC converters.

Niraj Kumar Dewangan received his B.Tech degree in Electronics and Telecommunication Engi neering from the Biju Patnaik University of Technology (BPUT), Odisha, India; his M.Tech in Digital Communica tion from Rajiv Gandhi Proudyo giki Vishwavidyalaya (RGPV), Bhopal, India, in 2014; and his Ph.D. degree from the National Institute of Technology (NIT), Raipur, India. He is presently working as an Assistant Professor at NIT. His current research interests include multilevel inverters.

Chinmoy Kumar Pani ‑ grahi received his B.Sc. degree in Electrical Engineering from Sambalpur University, Sambal pur, India, in 1990; his M.Tech. degree from the Veer Surendra Sai University of Technology (VSSUT), Burla, India, in 1998; and his Ph.D. degree in Electrical Engineering from Jadavpur Uni versity, Kolkata, India, in 2007. He is presently working as a Pro fessor in the School of Electrical Engineering, Kalinga Institute of Industrial Technology (KIIT),

Bhubaneswar, India. His current research interests include power systems, renewable energy, and smart grids.

Krishna Kumar Gupta received his B.Tech. degree in Electrical Engi neering, his M.Tech. degree in Power Systems, and his Ph.D. degree from the Maulana Azad National Institute of Technology, Bhopal, India, in 2005, 2007, and 2014, respectively. He is pres ently working at Thapar Univer sity, Patiala, India. His current research interests include power electronics for renewable energy, multilevel inverters, and electric vehicle charging.