ORIGINAL ARTICLE

Online monitoring of IGBT junction temperature based on *V***ce measurement**

Han Cao1,2,3,4 [·](http://orcid.org/0000-0001-6456-8234) Puqi Ning1,2,3,4 · Xiaoguang Chai1,2,3,4 · Dan Zheng1,2,4 · Yuhui Kang1,2,4 · Xuhui Wen1,2,3,4

Received: 28 June 2020 / Revised: 28 October 2020 / Accepted: 29 October 2020 / Published online: 19 November 2020 © The Korean Institute of Power Electronics 2020

Abstract

In this paper, an online junction temperature monitoring method based on the on-state voltage under high collector current density measurements for IGBT power modules is proposed. Unlike the conventional junction temperature monitoring method, the presented method can extract the junction temperature during operation without altering the modulation strategy or topology of the converter. The proposed method is verifed by simulations and the JEDEC-51 standard recommended approach. To accurately extract the on-state voltage during operation, a measurement circuit that combines the advantages of both the active MOSFET clamp and the diode clamp is designed and tested. It has been shown to have good accuracy and a rapid response time. After the calibration results are obtained, the presented method is applied to a three-phase voltage source converter controlled by a closed-loop SVPWM modulation strategy.

Keywords IGBT modules · Online junction temperature monitoring · On-state voltage measurement circuit

Abbreviations

 \boxtimes Puqi Ning npq@mail.iee.ac.cn

- ¹ Key Laboratory of Power Electronics and Electric Drive, Institute of Electrical Engineering, Chinese Academy of Sciences, Beijing, China
- ² Institute of Electrical Engineering, Chinese Academy of Sciences, Beijing, China
- ³ University of Chinese Academy of Sciences, Beijing, China
- ⁴ Collaborative Innovation Center of Electric Vehicles in Beijing, Beijing, China

1 Introduction

Junction temperature is an important design and operation parameter. It is also a key factor in terms of lifetime estimation $[1-3]$ $[1-3]$, reliability evaluation $[4, 5]$ $[4, 5]$ $[4, 5]$, active thermal control $[6–11]$ $[6–11]$ $[6–11]$ $[6–11]$ $[6–11]$ and over temperature protection $[12]$ $[12]$ $[12]$ for semiconductor power devices. Junction temperature is also very important for power module [[13,](#page-11-4) [14\]](#page-11-5) and power converter [\[15](#page-11-6)] design. Power device lifetime estimation methods predict lifetime using evaluation models, where junction temperature is the most important indicator. Other than the lifetime prediction, power module reliability evaluation focuses on module failures caused by material degradation. Figure [1](#page-1-0) illustrates a typical multilayer structure and the relative materials in IGBT modules. Most failures occur around the semiconductor chips due to the large diference coefficients of the thermal expansion between different layers, especially bond wires, semiconductor chips and solder

Fig. 1 Typical multilayers structure for IGBT modules

Fig. 2 Active thermal control implementation

joints, which are the inducements of bond-wire liftoff and solder joint degradation, respectively.

More importantly, for semiconductor devices, especially MOSFETs, special attention should be paid to the negative bias temperature instability (NBTI) issue [\[16,](#page-11-7) [17](#page-11-8)]. NBT stress-induced threshold voltage shifts for n-channel power VDMOSFETs are presented in [[18\]](#page-11-9). Once n-channel devices are exposed to a negative gate bias and the temperature is evaluated at any stage of their operation, the related instabilities can actually be more serious than those found in p-channel devices. Hence, the junction temperature needs to be monitored synchronously and accurately to evaluate reliability. This is especially true for n-channel power devices.

A thermal analysis of power systems reveals that some of the power semiconductor devices in the same converter can be more stressed than others [[19](#page-11-10)]. Consequently, it is necessary to modify the modulation strategy according to the junction temperature as shown in Fig. [2.](#page-1-1) In addition to conventional closed loop control strategies, an additional junction temperature loop is set as a feedback to regulate thermal stress by adjusting the switching frequency and current limit.

In [\[20](#page-11-11)], S. Yang defned three categories of junction temperature extraction methods: electro-thermal model based junction temperature estimation methods [\[21](#page-11-12), [22](#page-11-13)], sensorbased junction temperature monitoring methods [\[23,](#page-11-14) [24](#page-11-15)] and temperature sensitive electrical parameters (TSEPs)-based methods [[25](#page-11-16)[–27\]](#page-11-17). C. Sintamarean estimated the junction temperature rise of an IGBT module using a power device losses model and a thermal impedance network in [[21](#page-11-12)]. However, it does not take the materials degradation into account. An adaptive method to update the thermal impedance model was proposed to calibrate the error caused by aging effects $[22]$ $[22]$. Nevertheless, it is hard to extract an accurate thermal impedance network under diferent operation conditions. Therefore, an electro-thermal model-based method is not appropriate for online junction temperature monitoring.

Other commonly used approaches to monitor junction temperature are the sensor-based methods, which include physical and optical measurement methods. Optical methods, such as infrared cameras and optical fbers, have high measurement accuracy. However, they are prevented by power module packaging and dielectric gel. Physics-based junction temperature monitoring methods are widely used in commercial power modules. Thermal sensitive resistors and thermocouples are installed on the surface of a substrate, which is the nearest available location to chips. Due to the thermal impedance between the semiconductor chip and the substrate, there exists a non-negligible error between measured temperature and real junction temperature. Although thermal test chips (TTC) [[23\]](#page-11-14) can be applied to extract the online junction temperature by the polysilicon sensors set in the metallization layer of a semiconductor chip, it is only a local measurement and the peak of the chip temperature caused by the void of solder is hard to obtain. More importantly, sensors are installed through power loops which means special attentions need to be paid to insulation problems and electro-magnetic interference (EMI) problems.

Using the TSEPs of a chip is a feasible approach to monitor junction temperature accurately without modifying the active surface of a device. In [\[24\]](#page-11-15), Z. Zhang presented a junction temperature monitoring method based on turn-off delay time $t_{\rm d}$ _{off} measurement, and applied it to a half-bridge invertor. To obtain $t_{\rm d}$ _{off} accurately, the turn-off gate resistor was enlarged to 300 Ω which increases the additional turn-off losses. H. Chen analyzed the temperature variation of threshold voltage V_{th} and proposed a junction temperature measurement method based on it in [[25\]](#page-11-16). However, the chosen gate resistor is 265 kΩ to ensure the accuracy. More importantly, the threshold voltage is hard to measure during operation.

Z. Xu used short-circuit current I_{SC} as a TSEP and applied it to dc–dc and dc–ac converter applications in [[26\]](#page-11-18). Although, it has good linearity, an additional pass-by IGBT is required to generate short-circuit conditions, which increases total power losses of a converter. In [[27\]](#page-11-17), D. Bergogne proposed a saturation current *I*_{sat} based IGBT junction temperature measurement method. The foremost problem is that the saturation current rises exponentially with junction temperature increases. In addition, hundreds of milliamps of saturation currents are difficult to measure.

In [\[28](#page-11-19)], Y. Zhu used an on-state voltage drop under a low current as a TSEP and applied it to a H-bridge invertor. The foremost problem is that a very low measurement current can be easily interfered with. Moreover, an additional current source is required in parallel with the device under test. Each TSEP has its advantages and disadvantages in terms of sensitivity, linearity, complexity of additional circuits and possibility of online measurements. Among these assessment criteria, special attention should be paid to the sensitivity of the TSEPs. A method of comparing the accuracy of diferent TSEPs was proposed in [\[29](#page-11-20)] using the relative thermal sensitivity factor:

$$
S = \frac{|s|}{|val \max|} \times 100\% / \degree C \tag{1}
$$

where *s* and *val* max are the temperature sensitive and maximum measured values of the TSEP, respectively. A comparisons of TSEPs for online temperature monitoring are listed in Table [1.](#page-2-0)

This paper aims at developing an accurate and compact online junction temperature monitoring method for IGBT power modules that are the most widely used in industry applications. On-state voltage at a high current is chosen as a TSEP due to its good linearity, freedom from converter normal operation interference, and measurement under the conduction state, which is extremely appropriate for over temperature protection applications. Existing $V_{\text{ce(HC)}}$ -based IGBT junction temperature monitoring methods [[30](#page-11-21)[–33\]](#page-11-22)

Table 1 Comparisons of TSEPs for temperature monitoring

are mostly empirical. They do not analyze the relationship between the on-state voltage drop $V_{ce(HC)}$, the collector current I_c , the gate driver voltage V_{ge} and the junction temperature T_j in principle. More importantly, these methods are mainly applied to thermal impedance tests under the steady state. They are seldom used in a converter under operating condition. Additionally, for high-power semiconductor devices with high blocking voltages, special attention need to be paid to the on-state voltage measurement circuits. Compared with the method proposed in [[30\]](#page-11-21), this paper presents a faster and more accurate on-state voltage measurement circuit. The relationships between the on-state voltage drop $V_{ce(HC)}$, the collector current *Ic*, the gate driver voltage V_{ge} and the junction temperature T_j are analyzed in principle and simulated in MATLAB. More importantly, the temperature monitoring method is verifed under both ofine and online conditions.

2 Sensitivity analysis of on‑state voltage under a high current

In [\[34](#page-11-23)] and [\[35](#page-11-24)], a compact model that can be used to simulate the on-state characteristic of an IGBT consists of a PiN rectifer connected in series with a MOSFET operating in its linear region as shown in Fig. [3](#page-3-0). The PiN rectifer part of the IGBT model can be simplifed as a one-dimensional structure thanks to the uniform distribution of the current flowing through the N-region.

Fig. 3 IGBT on-state model implementation

The IGBT on-state voltage consists of two parts: PiN rectifer part voltage and MOSFET part voltage, as can be seen in (2).

$$
V_{\rm ce(on)} = \frac{2kT}{q} \ln \left[\frac{J_{\rm C}W_{\rm N}}{4qD_{\rm a}n_{\rm i}F(W_{\rm N}/2L_{\rm a})} \right] + \frac{pL_{\rm CH}J_{\rm C}}{\mu_{\rm ni}C_{\rm ox}V_{\rm G} - V_{\rm TH}} \tag{2}
$$

$$
F(x) = \frac{x \tanh x}{\sqrt{1 - 0.25 \tanh^4(x)}} e^{-qV_M/2kT}
$$
 (3)

where k is the Boltzmann constant, T is the junction temperature, q is the unit charge, J_C is the collector current density, W_N is drift region width of the IGBT, D_a is the ambipolar diffusivity, n_i is the intrinsic carriers concentration, L_a is the ambipolar diffusivity length, p is the cell pitch, L_{CH} is the channel length, μ_{ni} is the channel mobility, C_{ox} is the oxide capacitance, and V_G and V_{TH} are gate voltage and threshold voltage, respectively.

When the on-state collector current density is low, the frst term in the above equation becomes dominant. In this regime of operation, the collector current increases exponentially with an increasing on-state voltage. When the collector current density is larger, the second term becomes signifcant, which adds a resistance in series with the PiN rectifer voltage drop [\[36](#page-11-25)]. Therefore, the knee voltage can be observed in output characteristics curves as depicted in Fig. [4](#page-3-1).

Due to diferent manufacturing processes, it is extremely difficult to obtain accuracy values of the semiconductor parameters of an IGBT chip, such as the cell pitch *p* and the channel length L_{CH} . To analyze the sensitivity of the proposed TSEP, these unmeasurable parameters are listed hypothetically in Table [2](#page-3-2).

For a certain IGBT chip, the cell pitch, channel length and oxide capacitance are constants, and the channel mobility

Fig. 4 Typical IGBT output characteristics with diferent junction temperatures

and threshold voltage are temperature relative parameters and can be described in (4) and (5), respectively.

$$
\mu_{rmi} = 1360 \left(\frac{300}{T}\right)^{2.42} \tag{4}
$$

$$
V_{TH} = V_{TH0} - K_T(T - T_0)
$$
\n(5)

The value of the threshold voltage V_{TH} decreases with an increase of the junction temperature due to changes of intrinsic carrier concentration. To extract K_T and V_{TH0} , the V_{TH} of a Starpower GD400FFT65P3H IGBT module is measured ofine under diferent junction temperatures from 50 to 125 ℃. The results are illustrated in Fig. [5.](#page-4-0) The threshold voltage at room temperature and the slope of this linear ftting equation are 6.4 V and $-$ 0.0242 V/ \degree C, respectively.

With all of the above parameters and equations, the onstate voltage under a high current $V_{ce(HC)}$ is calculated under diferent junction temperatures *T* and collector current densities J_C as shown in Fig. [6](#page-4-1).

As illustrated in Fig. [6](#page-4-1), the IGBT on-state voltage has a positive linear correlation with junction temperature under

Table 2 Simulation parameters

Parameters	Expression	Unit
Cell pitch p		μm
Channel length L_{CH}	1.5	μm
Channel mobility $\mu_{\rm ni}$	(3)	cm/s
Oxide capacitance C_{ox}	20	μF
Gate driver voltage V_G	15	V
Threshold voltage V_{TH}	(4)	V

Fig. 5 Threshold voltage under diferent junction temperatures

Fig. 6 On-state voltage under diferent junction temperatures and collector current densities

certain gate driver conditions and collector current densities. It should be noticed that sensitivity increases with the collector current density, which shows great potential in power electronics device junction temperature monitoring applications.

With the converter operating, both the power module and driver circuit are heated. Since the parasitic parameters in gate loop and components on driver circuit vary with junction temperature, the gate voltage experiences a tiny change after long operating time. Supposing the variation range of the gate voltage is \pm 0.1 V, the on-state voltage under diferent junction temperatures can be seen in Fig. [7.](#page-4-2) The maximum voltage deviation is around 12 mV which leads to a measurement error of less than than 5℃.

Fig. 7 On-state voltage under diferent junction temperatures and gate voltages

3 Formatting *Vce* **measurement method implementation**

To monitor the junction temperature based on V_{ce} measurements, a simultaneously on-state voltage extraction circuit with a high measurement accuracy (Mv range), a high blocking capability (kV range) and a fast dynamic response (us range) are demanded. Unlike power device current measurement solutions, it is extremely difficult to obtain the on-state voltage directly using a conventional oscilloscope due to the limits of its measurement resolution. As an example, the blocking voltage is set to 800 V and a conventional 12-bit Tektronix MSO44 oscilloscope [[37\]](#page-11-26) is employed as measurement equipment. Consequently, the minimum signifcant measurement value corresponds to $800/2^{12} \approx 195$ mV, which is nearly one tenth of the on-state voltage of a typical IGBT. In this case, the voltage waveform captured by the oscilloscope is difficult to analyze, as shown in Fig. [8](#page-5-0).

The three most commonly used on-state voltage measurement circuits are depicted in Fig. [9](#page-5-1) [\[38\]](#page-11-27), Fig. [10](#page-5-2) [\[39\]](#page-11-28) and Fig. [11](#page-5-3) [[40](#page-11-29)], respectively. The on-state voltage measurement circuit illustrated in Fig. [9](#page-5-1) uses the active MOS-FET *S1* to block DC link voltage during the DUT off-state. When the DUT is under the conducting state, the output of the measurement circuit can be calculated as (6). Due to the extremely low on-state resistance, the measurement value of output voltage $V_{o,1}$ is almost equal to the on-state voltage of the DUT.

$$
V_{o,1} = \frac{R_1 V_{ce}}{R_1 + R_{S1}}
$$
\n(6)

Fig. 8 Noise in the direct voltage measurement method

Fig. 9 On-state voltage measurement circuit based on an active MOSFET clamp

Fig. 10 On-state voltage measurement circuit based on a diode clamp

Regarding the transition between the on and off states, an active control strategy is adopted and applied to clamp MOSFET *S1*, which increases the complexity of this measurement circuit. More importantly, the clamp MOSFET should be selected as a power MOSFET and a complex gate driver circuit must be integrated into the on-state voltage measurement circuit.

As shown in Fig. [10,](#page-5-2) a high-voltage diode *D1* is chosen as the clamp component. During the DUT off-state, the clamp

Fig. 11 On-state voltage measurement circuit based on an R-D clamp

diode *D1* blocks the DC link voltage and protects the measurement circuit. When the DUT is conducting, the measurement value is shown as (7).

$$
V_{o,2} = V_{ce} + V_{D1}
$$
 (7)

where V_{D1} is the on-state voltage of the clamp diode, which is relevant to the diode junction temperature and the forward bias current generate by $V₁$. When compared to a clamp MOSFET, this clamp circuit is more compact. However, the output value involves a temperature dependent variable V_{D1} that makes it difficult to extract the real on-state voltage of the DUT.

Another approach to blocking DC link voltage is the use of an R–D clamp circuit, as depicted in Fig. [11.](#page-5-3) A high-voltage resistor accompanied by a zener diode *ZD* is employed to clamp the voltage during the DUT off-state, and *D2* is used to prevent discharge of the Zener diode junction capacitance. However, this measurement circuit cannot be used under high frequency conditions due to the frequency limitation of the zener diode ZD.

In [[41\]](#page-11-30), S. Beczkowski presented an IGBT on-state voltage measurement circuit (OVMC). However, it cannot work well especially during IGBT switching transients. Firstly, the bias current I_{Bias} is generated by a voltage regulator. During the IGBT off-state, the DC voltage is blocked by D_1 and D_2 equally. Hence, the input voltage of the amplifer exceeds its power supply voltage which destroys the amplifer. Second, during the IGBT off-state, the output of the voltage regulator induces invalid measurement data, which reduces the resolution of the measurement circuit.

To measure the on-state voltage of IGBT modules simultaneously and accurately, a clamp diode-based voltage measurement circuit is proposed as shown in Fig. [12](#page-6-0) and Fig. [13.](#page-6-1)

 D_1 , D_2 and D_3 are fast recovery diodes (MA4P7470F-1072 T) with an 800 V blocking voltage. *D*¹ and D_2 are used to block the DC link voltage. To eliminate the measurement error, D_2 (which is the same as D_1) is set in series with D_1 and the output of amplifier OPA320 can be described as (8). The anti-parallel diode D_3 is set to

Fig. 12 Proposed on-state voltage measurement circuit

Fig. 13 Prototype of the proposed circuit

Fig. 14 Circuit for validating the accuracy of the proposed circuit

eliminate the reverse voltage of $D₂$ to protect the amplifier. A 3-Terminal adjustable voltage regulator LM317 is chosen to generate the bias current for D_1 and D_2 . A signal MOSFET CSD16413Q5A is adopt to flter invalid measurement data during the DUT off-state and to provide a discharge loop for I_{Bias} .

$$
V_o = V_{ce} = 2V_a - V_b.
$$
 (8)

To validate the accuracy of the proposed on-state voltage measurement circuit, a single-pulse test platform was built as shown in Fig. [14](#page-6-2). DUT *S1* is in the conducting state, while *S2* is driven by a single pulse. During the off-state of *S2*, the DC link voltage is blocked only by *S2*, and the voltage across *S1* is almost 0. Hence, the on-state voltage of the DUT can

Fig. 15 Comparison of direct measurement and the proposed circuit measurement results

Fig. 16 Response time of the proposed measurement circuit

be directly detected by an oscilloscope and the results are depicted in Fig. [15.](#page-6-3)

Apart from measurement accuracy, another indicator that needs to be concentrated on is the response time of the measurement circuit. As shown in Fig. [16,](#page-6-4) due to a rise of the gate voltage, the IGBT module is operated from its linear region to its saturation region. Consequently, there exists a voltage overshoot at the beginning of the measurement circuit operation, and it can be restrained by increasing the value of the driver resistance of *S1*. The results are illustrated in Fig. [17.](#page-7-0)

The response time can be defined as the delay time between the efective input and output of the measurement circuit. At the moment t_1 , the gate voltage rises to its positive steady-state value. Because the voltage overshoot occurred in the turn-on transient, the on-state voltage measured by the proposed method is not stable until $t₂$. Hence, the response time can be described as the time interval between t_1 and t_2 . When compared to the switching period under PWM

Fig. 17 Voltage overshoot with different driver resistances of S_1

modulation, the on-state voltage measurement circuit has a fast response speed.

4 Ofine verifcation using *V***ce under a low current density**

Thanks to good linearity and temperature sensitivity, the on-state voltage under a low collector current density $V_{\text{ce}(\text{LC})}$ is recommended for an IGBT module thermal impedance test by the Electronic Industries Association (EIA) and Joint Electron Device Engineering Council (JEDEC). To verify the accuracy of the presented method, the junction temperatures monitored by measuring the on-state voltage under a low current density $V_{\text{ce(LC)}}$ and a high current density $V_{\text{ce(HC)}}$ are compared and analyzed.

4.1 Calibration implementation

Before using a TSEP, it is necessary to make a preliminary calibration to fnd the relationship between the TSEP and the junction temperature. The on-state voltage under a low current density $V_{\text{ce}(LC)}$ is related to the gate voltage, collector current and junction temperature. For a GD400FFT65P3H IGBT module, the $V_{ce(LC)}$ values with different junction temperatures are illustrated as Fig. [18.](#page-7-1) The gate voltage and injection collector current are 15 V and 145 mA, respectively.

Similarly, the on-state voltage under a high current density $V_{\text{ce(HC)}}$ is a function of the gate voltage, collector current and junction temperature. The calibration circuit for $V_{\text{ce(HC)}}$ is shown as Fig. [19](#page-7-2). To avoid the measurement error caused by the chip self-heating effect, a single pulse generated by a pulse generator based on a Schmitt trigger and a 555 Timer

Fig. 18 Calibration results of on-state voltage under a low current density

Fig. 19 Calibration circuit of on-state voltage under a high current density

Fig. 20 Calibration results of on-state voltage under a high current density

within 10 μs is used to drive the DUT. The $V_{ce(HC)}$ with diferent collector currents are shown in Fig. [20](#page-7-3). The gate voltage is chosen as 15 V, which is the same as the value used in the $V_{\text{ce}(\text{LC})}$ calibration experiment.

4.2 Experimental verifcation

To verify the measurement accuracy of the presented method, the junction temperature monitoring results using $V_{ce(HC)}$ and $V_{ce(LC)}$ are compared, and the test circuit is illustrated in Fig. [21.](#page-8-0) First, a constant heating current I_H is applied to the DUT to heat up the device until the thermal steady state is reached. Since the DUT is in contact with the heat sink, the heating time can be selected at around 100 s in most cases.

When the thermal steady state is reached, a 145 mA measurement current I_M is injected into the device while the heating current I_H is cut off. By a comparison of the junction temperature extraction results under high and low collector current densities, the accuracy of the proposed method can be validated. When compared to the heating current, the value of the measurement current is small and the power losses caused by this current can be neglected. The higher the power step between the heating and measurement processes, the higher the signal to noise ratio of the measurement and the more accurately the junction temperature can be monitored.

More importantly, electrical disturbances occur at the moment the heating current is cut off, which renders the signal insignifcant for the beginning time. To eliminate the effect caused by electrical disturbances, an offset correction process is required.

For a homogeneous semi-infnite plate, when the heating power density of the material surface is a constant, the temperature rise of the plate is a linear function with the square root of the heating time during the cutting of transient as shown in (9) and (10).

$$
\Delta T(t) = \frac{P_{\rm H}}{A} k_{\rm therm} \sqrt{t} \tag{9}
$$

$$
k_{\text{therm}} = \frac{2}{\sqrt{\pi c \rho \lambda}}
$$
\n(10)

where *c*, ρ and λ are the thermal capacity, density and thermal conductivity of the material, respectively. In addition, k_{therm} is a constant for a certain material. Hence, for a given heating power density, electrical disturbances can be eliminated by reversely extending the temperature rise curve to the cut off moment under the coordinate of the square root time, as depicted in Fig. [22.](#page-8-1) The on-state voltage under high and low collector currents is measured and the offline junction temperature monitoring results after offset correction are listed in Table [3.](#page-9-0)

Fig. 21 Verification circuit and control sequence implementation **Fig. 22** Offset correction process implementation

Table 3 Experimental Results

Ic $T_{\rm j(LC)}$ $V_{\rm ce(HC)}$ $T_{j(HC)}$ $V_{\text{ce}(LC)}$	Error
°C. /mV /mV \overline{A}	1%
150 50.56 48.45 1070 487	4.4
58.06 200 61.33 1351 457	5.6
250 73.33 68.93 1497 421	6.4
86.30 1652 85.35 300 378	1.1
350 104.26 1833 334 102.77	1.4

Fig. 23 Circuit schematic for temperature measurements in a threephase converter

Fig. 24 Waveforms of a three-phase converter with SVPWM modulation

5 Online temperature monitoring during converter operation

In this section, the proposed junction

Fig. 25 IGBT junction temperature monitoring results with a 200A collector current

Fig. 26 IGBT junction temperature monitoring results with a 250A collector current

temperature monitoring method is applied to a threephase voltage source converter. The DUT is chosen as a GD400FFT650P3H IGBT module from Starpower, and it is modulated by the closed-loop space vector pulse width modulation (SVPWM) strategy with a 5 kHz switching frequency. A three-phase water cooling R–L load is used as shown in Fig. [23](#page-9-1).

Figure [24](#page-9-2) shows experimental waveforms during the junction temperature monitoring circuit operation. The

Fig. 27 Junction temperature simulation results with a 200A collector current

Fig. 28 Junction temperature simulation results with a 250A collector current

voltage measurement circuit obtains the on-state voltage and blocks the DC link voltage. The phase current is measured as the DUT collector current I_c during a transient in which the phase current is positive. When the phase current is negative, the anti-parallel diode of the DUT is conducting and the output of the on-state measurement circuit is 0.

To demonstrate the proposed IGBT junction temperature monitoring method, the on-state voltage is measured under 200A and 250A with a 15.4 V gate voltage. The obtained results are shown in Figs. [25](#page-9-3) and [26,](#page-9-4) respectively.

The high-frequency noises in these waveforms are fltered by a digital flter. Due to the mutual inductances in each of the phases, there exists a tiny voltage overshoot in on-state voltage circuit output during current conversion transients. Hence, the sampling point is set in the middle of two current conversions to avoid measurement errors. The on-state voltage under 200A and 250A with a 15.4 V gate driver voltage indicates junction temperatures of 87.5 ℃ and 103.7 ℃ according to the calibration results.

To verify the junction temperature monitoring results, simulations are implemented in the fnite element analysis (FEA) simulation tool. The geometry structure of the proposed IGBT module is created by SolidWorks, and the thermal simulations are generated by ANSYS Icepak. The efective values of the chips heating power dissipations are calculated by the integrating on-state voltage drop and conducting current. For each of the IGBT chips, heating power dissipations under 200A and 250A are 22.22 W and 30.55 W, respectively. Similarly, the dissipations are 19.83 W and 26.66 W for each of the diode chips. The obtained simulation results are illustrated in Figs. [27](#page-10-3) and [28](#page-10-4). The results under 200A (89.6703 ℃ and 89.5045 ℃) and 250A (112.794 ℃ and 112.928 ℃) agree well with the measurement results, which verifes the efectiveness of the proposed method.

6 Conclusion

This paper proposes an online junction temperature monitoring method based on $V_{\text{ce(HC)}}$ measurement for an IGBT power module. By calculating the on-state voltage with different collector current densities, the method is shown to be feasible. To accurately extract on-state voltage during operation, a measurement circuit that combines the advantages of both active MOSFET clamps and diode clamps is designed and tested with an acceptable measurement error and a few microseconds response time. The present method is verifed by the JEDEC-51 standard recommended approach and applied to a three-phase voltage source converter controlled by the closed-loop SVPWM modulation strategy. In addition, an Icepak-based thermal simulation is implemented and the obtained results match well with the experimental results. In addition, the IGBT degradation model will be added to the calibration model for more accurate junction temperature measurement in future research.

Acknowledgements This work is supported by The National key research and development program of China (2016YFB0100600), the Key Program of Bureau of Frontier Sciences and Education, Chinese Academy of Sciences (QYZDBSSW-JSC044).

References

- 1. Yang, X., Lin, Z., Ding, J., Long, Z.: Lifetime prediction of IGBT modules in suspension choppers of medium/low-speed maglev train using an energy-based approach. IEEE Trans. Power Electron. **34**(1), 738–747 (2019)
- 2. Senturk. O. S., Nielsn. S. M., Teodorescu. R., Helle. L., Rodriguez. P.: Electro-thermal modeling for junction temperature cycling-based lifetime prediction of a press-pack IGBT 3L-NPC-VSC applied to large wind turbines. In Proc. IEEE Energy Conversion Congress and Exposition, 17–22 (2011)
- 3. Zhang. Y., Wang. H., Wang. Z., Yang. Y., Blaabjerg. F.: Impact of lifetime model selections on the reliability prediction of IGBT modules in modular multilevel converters. In Proc. IEEE Energy Conversion Congress and Exposition, 1–5 (2017)
- 4. Slawinski. M, Sahan. B., Jansen. U.: Evaluation of a NPC1 phase leg built from three standard IGBT modules for 1500 VDC photovoltaic central inverters up to 800 kVA. In Proc. IEEE Energy Con-version Congress and Exposition, 5–9 (2016)
- 5. Mehrotra. V., He. H., Dadkhah. M. S., Rugg. K., Shaw. M. C.: Wirebond reliability in IGBT-power modules: application of high resolution strain and temperature mapping. In Proc. IEEE Power Electronics Specialists Conference, 23–27 (2016)
- 6. Murdock, D., Torres, J., Connors, J., Lorenz, R.D.: Active thermal control of power electronic modules. IEEE Trans. Ind. Appl. **42**(2), 552–558 (2006)
- 7. Weckert. M., Roth-Stielow. J.: Lifetime as a control variable in power electronic systems. In Proc. Emobility - Electrical Power Train, 1–6 (2010)
- 8. Marwali, M.N., Jung, J.W., Keyhani, A.: Control of distributed generation systems—part II: load sharing control. IEEE Trans. Power Electron. **19**(6), 1551–1561 (2004)
- 9. Ma, K., Liserre, M., Blaabjerg, F.: Reactive power infuence on the thermal cycling of MW wind power inverter. IEEE Trans. Ind. Appl. **49**(2), 922–930 (2013)
- 10. Ma. K., Liserre. M., Blaabjerg. F.: Reactive power control methods for improved reliability of wind power inverters under wind speed variations. In Proc. IEEE Energy Conversion Congress and Exposition, 3105–3112 (2012)
- 11. Wu. T., Castellazzi. A: A. Temperature adaptive IGBT gate-driver design. In Proc. European Conference Power Electronics Applications, 1–6 (2011)
- 12. JeHwan. L., HanGuean. H., SangChul. S., Kiyoung. J., JinHwan. J.: Over temperature protection in power module for hybrid and electric vehicle. In Proc. Transportation Electrifcation Conference and Expo, Asia-Pacifc, 432–435 (2011)
- 13. Ning, P., Yuan, T., Kang, Y., Cao, H., Li, L.: Review of Si IGBT and SiC MOSFET based on hybrid switch. Chin J Electr Eng **5**(3), 20–29 (2019)
- 14. Jiang, D., Ning, P., Lai, R., Fang, Z., Wang, F.: Modular design method for motor drives. Chin. J. Electr. Eng. **4**(1), 1–10 (2018)
- 15. Jiang, F., Li, Y., Tu, C., Guo, Q., Li, H.: A review of series voltage source converter with fault current limiting function. Chin J Electr Eng **4**(1), 36–44 (2018)
- 16. Danković, D., Mitrović, N., Prijić, Z., Stojadinović, N.D.: Modeling of NBTS efects in P-channel power VDMOSFETs. IEEE T Device Mat Re. **20**(1), 204–213 (2020)
- 17. Mahapatra, S., Parihar, N.: Modeling of NBTI Using BAT framework: DC–AC stress-recovery kinetics, material, and process dependence. IEEE T Device Mat Re. **20**(1), 4–23 (2020)
- 18. Danković, D., Manic, I., Davidović, V., Djorić-Veljković, S., Golubović, S., Stojadinović, N.: Negative bias temperature instability in n-channel power VDMOSFETs. Microelectron Reliab. **48**(8), 1313–1317 (2008)
- 19. Baker, N., Liserre, M., Dupont, L., Avenas, Y.: Improved reliability of power modules: a re-view of online junction temperature measurement methods. IEEE Ind. Electron. M. **8**(3), 17–27 (2014)
- 20. Yang, S., Bryant, A., Mawby, P., Xiang, D., Ran, L., Tavner, P.: An Industry-based survey of reliability in power electronic converters. IEEE T Ind. Appl. **47**(3), 1441–1451 (2011)
- 21. Sintamarean. C., Blaabjerg. F., Wang. H.: A novel electro-thermal model for wide bandgap semi-conductor based devices. In Proc. European Conference on Power Electronics and Applications (EPE), 1–10 (2013)
- 22. Chen. H., Ji. B., Pickert. V., Cao. W.: Real-Time Temperature estimation for power MOSFETs considering thermal aging efects. In IEEE T Device Mat Re. **14**(1), 220–228 (2014)
- 23. Motto. E. R., Donlon. J. F.: IGBT module with user accessible on-chip current and tempera-ture sensors. In Proc. Annual IEEE Applied Power Electronics Conference and Exposition, 176–181(2012)
- 24. Zhang, Z., Dyer, J., Wu, X., Wang, F., Costinett, D., Tolbert, L.M., Blalock, B.J.: Online junction temperature monitoring using intelligent gate drive for SiC power devices. IEEE Trans. Power Electron. **34**(8), 7922–7932 (2018)
- 25. Chen. H., Pickert. V., Atkinson. D. J, Pritchard. L. S.: On-line monitoring of the MOSFET device junction temperature by computation of the threshold voltage. In Proc. IET International Conference on Power Electronics, Machines and Drives, 440–444 (2006)
- 26. Xu, Z., Xu, F., Wang, F.: Junction temperature measurement of igbts using short-circuit current as a temperature-sensitive electrical parameter for converter prototype evaluation. IEEE Trans. Ind. Appl. **62**(6), 3419–3429 (2014)
- 27. Bergogne. D., Allard. H., Morel. H.: An estimation method of the channel temperature of power MOS devices. In Proc. IEEE 31st annual power electronics specialists conference, 1594– 1599 (2000)
- 28. Zhu, Y., Ma, K., Cai, X.: Thermal characterization method of power semiconductors based on H-bridge testing circuit. IEEE Trans. Power Electron. **34**(9), 8268–8273 (2019)
- 29. Avenas, Y., Dupont, L., Khatir, Z.: Temperature measurement of power semiconductor de-vices by thermo-sensitive electrical parameters—a review. IEEE Trans. Power Electron. **27**(6), 3081–3092 (2012)
- 30. Cao. H., Ning. P., Yuan. T., Wen. X.: Online monitoring of IGBT junction temperature based on Vce measurement. In Proc. International Conference on Electrical Machines and Systems, 11–14 (2019)
- 31. Dupont. L., Avenas. Y.: Evaluation of thermo-sensitive electrical parameters based on the forward voltage for on-line chip temperature measurements of IGBT devices. In Proc. IEEE Energy Conversion Congress and Exposition, 4028–4035 (2014)
- 32. Alonso. L., Brandelero. J., Ewanchuk. J., Mollov. S.: Indirect on-state voltage estimation using a voltage sensitive electrical parameter through the gate driver. In Proc. International Exhibition and Conference for Power Electronics, Intelligent Motion, Renewable Energy and Energy Management, 1085–1090 (2019)
- 33. Frankeser. S., Hiller. S., Wachsmuth. G., Lutz. J.: Using the on-state-Vbesat-voltage for temperature estimation of SiC-BJTs during normal operation. In Proc. International Exhibition and Conference for Power Electronics, Intelligent Motion, Renewable Energy and Energy Management, 132–139(2015)
- 34. Cao. H, Ning. P., Wen. X., Yuan. T., Li. H. (2020): An Electrothermal model for IGBT based on fnite diferential method. IEEE J. Em. Sel. Top P **8**(1):673–684
- 35. Cao, H., Ning, P., Wen, X., Yuan, T.: Practical SPICE model for IGBT and PiN diode based on fnite diferential method. J Power Electron. **19**(6), 1591–1600 (2019)
- 36. Baliga. B. J.: Fundamentals of power semiconductor devices. Chap. 9. Springer (2008)
- 37. <https://www.tek.com/>
- 38. Guacci, M., Bortis, D., Kolar, J.: On-state voltage measurement of fast switching power semiconductors. CPSS Trans Power Electron Appl **3**(2), 163–176 (2018)
- 39. Carsten. B.: clipping pre-amplifer for accurate scope measurement of high voltage switching transistor and diode conduction voltages. In Proc. International Power Conversion Electronics conference and Exhibit, 335–342 (1995)
- 40. Wagenitz. D., Laeuschner. C., Thewes. R., Dieckerhof. S.: Design and evaluation of a sensor for measuring the IGBT onstate saturation voltage. In Proc. International Exhibition and Conference for Power Electronics, Intelligent Motion, Renewable Energy and Energy Management, 835–839 (2015)
- 41. Bęczkowski. S., Ghimre. P., Ruiz de Vega. A., Munk-Nielsen. S., Rannestad. B., Thøgersen. P.: Online Vce measurement method for wear-out monitoring of high power IGBT modules. In Proc. 2013 15th European Conference on Power Electronics and Applications (EPE), 2–6 (2013)

Han Cao was born in Hubei, China. He received his B.S. degree in Electrical Engineering from the Harbin Engineering University, Harbin, China, in 2016. He is presently working towards his Ph.D. degree at the Institute of Electrical Engineering, Chinese Academy of Sciences, Beijing, China. His current research interests include power device modeling and high-density converter designs.

Yuhui Kang received her B.S. degree in Electrical Engineering and Automation from Shijiazhuang Tiedao University, Hebei, China, in 2015; and her M.S. degree from the Institute of Electrical Engineering, Chinese Academy of Sciences, Beijing, China, in 2019. Her current research interests include the packaging technology of power electronic devices.

Puqi Ning received his Ph.D. degree in Electrical Engineering from the Virginia Polytechnic Institute and State University, Blacksburg, VA, USA, in 2010. He is presently working as a Full Professor at the Institute of Electrical Engineering, Chinese Academy of Sciences, Beijing, China. His current research interests include high-temperature packaging and high-density converter designs.

Xuhui Wen received her B.S., M.S. and Ph.D. degrees in Electrical Engineering from Tsinghua University, Beijing, China, in 1984, 1989 and 1993, respectively. She is presently working as a Full Professor at the Institute of Electrical Engineering, Chinese Academy of Sciences, Beijing, China. Her current research interests include high power density electrical drives and generation, especially for electric vehicle applications.

Xiaoguang Chai was born in Henan, China. He received his B.S. degree in Electrical Engineering from the Harbin Engineering University, Harbin, China, in 2018. He is presently working towards his M.S. degree at the Institute of Electrical Engineering, Chinese Academy of Sciences, Beijing, China. His current research interests include power device modeling and high-density converter designs.

Dan Zheng received her B.S. and M.S. degrees in Electrical Engineering from Beijing Jiaotong University, Beijing, China, in 2005 and 2008, respectively. From 2008 to 2018, she worked for the China Aerospace Science and Industry Corporation (CASIC), Beijing, China. Since 2018, she has been working as a Senior Engineer in the Institute of Electrical Engineering, Chinese Academy of Sciences, Beijing, China. Her current research interests include power electronic converter design.

