## **ORIGINAL ARTICLE**



# **A Novel Quadruple‑Boost Nine‑Level Switched‑Capacitor Inverter**

**Jian Pan1,2 · Qingdong Chen1,2,3 · Jiaxin Xiong1,2 · Guangyi Chen1,2**

Received: 10 August 2021 / Revised: 4 May 2022 / Accepted: 23 May 2022 / Published online: 15 June 2022 © The Author(s) under exclusive licence to The Korean Institute of Electrical Engineers 2022

#### **Abstract**

A novel single-phase nine-level switched-capacitor inverter (9LSCI) with quadruple-boost ability and reducing the component counts is proposed. Only one DC source, nine switches, two diodes and two switched capacitors (SCs) are employed in the basic unit of the proposed topology to realize nine-level output. Due to the passive voltage balancing of each capacitor maintains a constant voltage without additional control. A simple logic-gate-based pulse width-modulation scheme is developed for gating switches of the proposed topology. The working principle of the basic unit topology, the voltage/current stress on the switch, the determination of the capacitance and the simulation and the experiment at 400 W output power are introduced in this paper. In addition, an extended form of the basic unit is provided. A detailed analysis of the proposed topology has been carried out to show the superiority of the proposed converter with respect to the other existing MLI topologies. Various simulations are carried out in Matlab/Simulink R2021b and the feasibility is verifed in experiments.

**Keywords** Nine-level inverter · Switched capacitor · Quadruple boost · Passive voltage balancing

# **1 Introduction**

With the depletion of fossil energy and the aggravation of environmental pollution, fossil fuel power generation is gradually replaced by renewable energy, such as photovoltaic and wind energy. In renewable energy systems, power electronic circuits play an important role to supply power stably and efficiently.

Multilevel inverter (MLI) has attracted much attention due to its low total harmonic distortion (THD), low switching voltage stress, low switching loss and small output flter. The classical MLI topology includes cascaded H-bridge (CHB) multilevel inverter, neutral point clamped (NPC) multilevel inverter and flying capacitor (FC) multilevel inverter. However, when the number of operation voltage

 $\boxtimes$  Qingdong Chen chenqingdong2021@163.com

- School of Electrical and Electronic Engineering, Hubei University of Technology, Wuhan 430068, Hubei Province, China
- <sup>2</sup> Hubei Key Laboratory for High-Efficiency Utilization of Solar Energy and Operation Control of Energy Storage System, Hubei University of Technology, Wuhan 430068, China
- <sup>3</sup> School of Electrical Engineering, Southeast University, Nanjing 210096, Jiangsu Province, China

levels exceeds three, some problems such as voltage imbalance and using many components will be caused. Therefore, MLI with fewer components is studied. However, the applicability of such circuits is highly constrained because most of them are buck type. In general, the renewable sources (such as PV) are available in the form of low-voltage supplies, which needs to be boosted to supply power to the load. First scheme is to connect several PV modules in series to form a high voltage input, which has encountered many mismatch problems. Another traditional solution is to add a DC-DC boost converter to the front stage of the traditional MLI. But the complexity is increased, and efficiency is reduced.

The integrated boost technology based on switching capacitor has been widely studied as a new method to solve the above problems  $[1]$  $[1]$ . In  $[2-7]$  $[2-7]$ , voltage balance of capacitor can be achieved without auxiliary method by using SC. But boost capacities of them are poor. Recently, this problem has been solved in  $[8-12]$  $[8-12]$ , which provide four times the output voltage gain. In [\[8](#page-11-3), [9\]](#page-11-5), 12 power switches are required, which increases the volume of the inverter and reduces the efficiency. The topology in  $[10, 11]$  $[10, 11]$  $[10, 11]$  $[10, 11]$  $[10, 11]$  can achieve the ninelevel output by 8 power switches. However, more capacitors and diodes are needed in  $[10, 11]$  $[10, 11]$  $[10, 11]$  $[10, 11]$  and the inverter topology in [[10\]](#page-11-6) has no scalability.

The scalability is an important performance of MLI. Especially in high-power applications, the switching frequency of inverter is limited due to the limitation of material and technology level of power electronic devices, which leads to the decline of output power quality. There are two solutions in MLI.

The frst solution is to increase the switching frequency by reducing the maximum voltage stress on both ends of each switching device in MLI, to achieve high power quality output. However, this method has a high requirement for MLI topology, which requires that the maximum voltage stress at both ends of all high frequency switching devices should not exceed the rated value of safe operation. Moreover, this scheme increases the switching frequency, which increases the switching loss.

Another efective solution is to increase the number of output levels. This scheme has been applied in [\[13](#page-12-0)]. Through the nearest level control methods, the output bus voltage presents a step wave, and the number of step waves is determined by the number of levels. The THD of output voltage can be calculated according to the equation provided in [\[14](#page-12-1)].

$$
THD, \% = \frac{42}{(h-1)M}, \%
$$
 (1)

where *h* is the count of non-negative level and *M* is the modulation index. It can be concluded from Eq. ([1\)](#page-1-0) that when the number of step waves of the output bus voltage is enough, the THD of the output voltage can be reduced to the required value. The outstanding feature of this method is that it does not need to switch the two levels at high frequency due to the output step wave, and the switching frequency is only a few hundred hertz.

Some limitations also exist in the second solution. The increase of output level will inevitably increase the number of components, which will increase the volume of inverter and reduce the efficiency. In  $[15–18]$  $[15–18]$ , the number of output bus voltage levels is increased, and the number of components required is reduced by adding DC sources. However, their applications are limited due to the increasing number of DC power supplies. In [\[19](#page-12-4)[–21](#page-12-5)], the number of output bus level is increased by using SC in single DC power supply. Unfortunately, a lot of switches, SC and other components are required.

The aim of this article is to cover this specifc research gap by introducing a novel 9LSCI inverter and its extended topology suitable for PV power generation that requires boost capability, etc. applications. The base unit inverter that makes up the proposed topology uses fewer components, and it can provide quadruple the output voltage boost function. In addition, the basic cell topology has good scalability, the higher number of output levels can be expanded by adding only a small number of components. The rest of this article is organized as follows. In the second part, the extended topology of 9LSCI basic cell topology, working principle, PD modulation strategy based on logic and the calculation of two switched capacitor parameters are discussed. In the third part, the loss is analyzed. The fourth part gives the comparison between the proposed topology and other topology. The results and analysis are given in the ffth part. Experiments are carried out on the experimental platform based on STM32H750VBT6 to verify its performance. Finally, the conclusion is given in the sixth part.

## **2 Proposed Circuit**

#### **2.1 Circuit Description**

<span id="page-1-0"></span>The Basic unit of the proposed topology is demonstrated in Fig. [1](#page-1-1). In ideal circumstance, the proposed inverter has nine output voltage levels:  $\pm 4V_{in}$ ,  $\pm 3V_{in}$ ,  $\pm 2V_{in}$ ,  $\pm V_{in}$  and 0, and to achieve this goal, only one dc voltage source, two capacitors, two diodes, and nine power switches are needed. To realize nine-level output and four times boost of basic cell topology, the capacitor  $C_1$  and  $C_2$  are expected to be charged on  $V_{in}$ ,  $3V_{in}$  and  $2V_{in}$ , respectively. Among the nine switches in the basic unit topology, the switch  $S_i$  has complementary operation with  $S_i$  ( $i = 1, 2, 3, 4$ ), which simplifies the switch control. Switch  $S_1$  and  $\overline{S}_1$  work in low frequency mode, which further reduces the switching loss.

Further, the number of voltage levels can be increased by cascading multiple such units. The expansion circuit of the basic unit is shown in Fig. [2](#page-2-0). The expressions of the number of switches  $(N_{sw})$ , capacitors  $(N_C)$ , diodes  $(N_d)$  and level  $(N)$ are given.

$$
N_{sw} = \frac{N+9}{2} \n\nN_C = N_d = \frac{N-1}{4}
$$
\n(2)

<span id="page-1-2"></span>

<span id="page-1-1"></span>**Fig. 1** Basic unit of proposed nine-level inverter



<span id="page-2-0"></span>**Fig. 2** Extension of the basic unit

The relationship between the number of switches, capacitors, diodes and the number of levels in the extended circuit can be obtained from Eq. ([2\)](#page-1-2). According to their relationship, the number of output voltage  $(v_{bus})$  levels increases by 4 with the addition of two switches, a capacitor and a power diode. Its expanded performance is excellent.

The switching states of the proposed topology and the corresponding current paths for each of the output voltage levels are shown in Table [1](#page-2-1) and Fig. [3](#page-3-0), respectively. The entry " $1 =$ " indicates that a particular switch is ON and "0" indicates the OFF condition.

## **2.2 Description of Each Voltage Level**

For the proposed nine-level inverter, switching patterns are listed in Table [1](#page-2-1), including the states of the capacitors, and to have a quick and better understanding, current paths in the positive half cycle are demonstrated in Fig. [3a](#page-3-0)–e for each case, respectively. Assumptions have been given: all the power devices are ideal, the on-state resistances and forward voltage

drops of power devices are considered as zero, the capacitance of the two capacitors is large enough, and the proposed inverter has already entered steady states. To make the concept more accessible, the capacitor voltages are assumed to be constant at  $V_{C1} = V_{in}$  and  $V_{C2} = 2V_{in}$ .

State A: it can be seen from Table [1](#page-2-1) and Fig. [3a](#page-3-0) that in state A, capacitors  $C_1$  and  $C_2$  discharge in series with power supply *Vin*, and they share the same discharge current. At this point, the bus voltage  $(v_{bus})$  is

$$
V_{bus} = V_{C1} + V_{in} + V_{C2} = 4V_{in}
$$
 (3)

State B: in state B shown in Fig. [3b](#page-3-0), capacitor  $C<sub>1</sub>$  is charged in parallel with power supply  $V_{in}$ , so capacitor  $C_I$  is equal to power supply  $V_{in}$ . Capacitor  $C_2$  is discharged in series with power supply  $V_{in}$ . At this point, the bus voltage  $v_{bus}$  is

$$
V_{C1} = V_{in} \tag{4}
$$

<span id="page-2-2"></span>
$$
v_{bus} = V_{in} + V_{C2} = 3V_{in}
$$
 (5)

State C: in State C shown in Fig. [3](#page-3-0)c, capacitor  $C<sub>1</sub>$  is connected in series with power supply  $V_{in}$  to supply power to load and capacitor  $C_2$ . At this point, the bus voltage  $v_{bus}$  is

$$
V_{C2} = V_{C1} + V_{in} = 2V_{in}
$$
 (6)

<span id="page-2-3"></span>
$$
v_{bus} = V_{C1} + V_{in} = 2V_{in}
$$
\n(7)

State D: in state D shown in Fig. [3](#page-3-0)d, capacitor  $C<sub>1</sub>$  is charged in parallel with power supply  $V_{in}$ , which satisfies formula ([5\)](#page-2-2). Capacitor  $C_2$  does not participate in the charging and discharging process, and it maintains the voltage state at the previous moment. At this point, the bus voltage  $v_{bus}$  is

$$
v_{bus} = V_{in} \tag{8}
$$

State E: in state E shown in Fig. [3](#page-3-0)e, capacitor  $C_2$  is charged by capacitor  $C_1$  and power supply  $V_{in}$ , which satis-fies formula [\(7](#page-2-3)). At this point, the bus voltage  $v_{bus}$  is



<span id="page-2-1"></span>**Table 1** Switching patterns and state of the capacitors at each voltage level



<span id="page-3-0"></span>**Fig. 3** Current fows in the proposed inverter. **a** State A. **b** State B. **c** State C. **d** State D. **e** State E

$$
v_{bus} = 0 \tag{9}
$$

Actually, the capacitor  $C_1$  is directly charged in parallel by the input DC source  $V_{in}$ , and the capacitor  $C_2$  is charged in parallel by the capacitor  $C_1$  inputting the DC source  $V_{in}$ in series and then in parallel. The charging or discharging states of capacitors  $C_1$  and  $C_2$  in each level state are shown in Table [1](#page-2-1). After each capacitor is charged, it is equivalent to an independent DC source, and the voltage drop across the capacitor due to discharge is a slow process with small voltage fluctuations. Therefore, it is assumed that  $V_{CI} = V_{in}$ and  $V_{C2} = 2V_{in}$  are constant.

Overall, the proposed nine-level inverter is equipped with the self-voltage balancing ability, thus simplifying the driving circuits and modulation algorithms. When the load is inductive, the current will flow in the opposite direction, and Fig. [3](#page-3-0)a–e show the reverse current paths for each voltage level in the positive half cycle. It can be found that the output voltage levels remain the same regardless of the directions of the load current. Since the proposed inverter has a symmetric operation, it can be considered for the other four states in negative half cycle as well.

## **2.3 Control Strategy**

Multi-Carrier PWM has many modulation methods, such as level-shift pulse width modulation (LS-PWM) [[22](#page-12-6), [23\]](#page-12-7) and phase-shift pulse width modulation (PS-PWM) [[24](#page-12-8)].

*However, for MLI with N levels, both LS-PWM and PS-*PWM need (N−1) carriers, and more complex logic control strategies are required.

An optimized multicarrier phase disposition (PD) pulse width modulation (PWM) method is proposed in [[25\]](#page-12-9) to simplify the modulation strategy, and it is adopted for the proposed topology. As shown in Fig. [4](#page-4-0)a, the carrier voltage levels of  $e_1$ ,  $e_2$ ,  $e_3$  and  $e_4$  have the same phase and amplitude, but the horizontal displacement diference between adjacent levels is  $A_C$ . Sinusoidal modulated signal waveforms  $e_s = A_{ref} \sin 2\pi f_{ref}$  share the same time axis with these carriers.  $A_{ref}$  is the amplitude of the sine wave  $|A_{ref}| < 4A_c$ ,  $f_{ref}$  is the frequency of the sine wave.

The amplitude of the output voltage waveform  $V_0$  is determined by the ratio of the amplitude of the reference sinusoidal signal waveform  $e<sub>s</sub>$  to the amplitude of the carrier. Therefore, the modulation index m is defned as:

$$
M = \frac{A_{ref}}{4A_c} \tag{10}
$$

According to Table [1,](#page-2-1) the simple logic circuits or a lookup table method of the controller can be used for the PWM signals of the switches.

As shown in Fig. [4](#page-4-0)b, according to the relationship between e<sub>s</sub> and e<sub>k</sub> (k = 1,2,3,4), four positive level states and one fundamental level can be obtained, and then each switch can be controlled by simple logic control.





<span id="page-4-0"></span>**Fig. 4** PD PWM modulation strategy and logic for the proposed topology. **a** Modulation waveform. **b** Modulation logic

## **2.4 Determination of Capacitances**

The peak charging and discharging currents of SC are depended on the voltage ripple at both ends of the capacitor. The high voltage ripple of SC will lead to the decrease of power conversion efficiency. Therefore, through the proper design of the capacitor, the voltage ripple of the foating capacitor can be kept low, and the two peak currents can be reduced to an acceptable value, the efficiency can also be improved. According [\[26\]](#page-12-10), each capacitance is calculated from their voltage ripple.

For capacitor  $C<sub>1</sub>$ , voltage ripple can be maintained at a small value by a small capacitance. Because capacitor  $C_1$ does not discharge in two continuous states, energy can be supplemented in each switching cycle.

It is known from [[9](#page-11-5)] that when the capacitor voltage  $V_{C2}$  is less than  $V_{in} + V_{C1}$ , the voltage ripple of capacitor  $C_1$ occurs, and the inverter is in the state of Fig. [3](#page-3-0)c. Capacitor  $C_1$  discharges and capacitor  $C_2$  is charged. In this state, the current flowing through capacitor  $C<sub>1</sub>$  is equal to the output current plus the current of capacitor  $C_2$  charging circuit, which is expressed as





<span id="page-4-1"></span>**Fig. 5** Discharge period of capacitor  $C_1$  using PD-PWM

 $i_{C2c}$  is the charging current of capacitor  $C_2$ , which can be expressed as

<span id="page-4-5"></span>
$$
i_{C2c}(t) = \frac{V_{in} + V_{C1}(t) - V_{C2}(t)}{r_{in} + r_{C1} + r_{C2} + 3r_{DS} + r_{DD}}
$$
(12)

where  $r_{C1}$  and  $r_{C2}$  are the equivalent series resistance (ESR) of the capacitors  $C_1$  and  $C_2$ .  $r_{DS}$  is ON resistance of the switch.  $r_{\text{DD}}$  is ON resistance of the diode.  $i_o(t)$  is the output current, which can be expressed as

$$
i_o(t) = I_{bus} \sin\left(2\pi f_{\text{ref}}t - \varphi\right) \tag{13}
$$

Among them,  $I_{bus}$  represents the peak value of the output sinusoidal current; φ represents the phase diference between the output voltage and the output current. When the capacitor  $C_1$  is in the period from  $t_{2m-1}$  to  $t_{2m}$  as shown in Fig. [5](#page-4-1), the discharge current fowing through the capacitor  $C_1$  is shown in Eq. ([11](#page-4-2)), and the discharge amount of the capacitor  $C_1$  at this time is expressed as

$$
\Delta Q_{1d} = \int_{t_{2m-1}}^{t_{2m}} i_{C1d}(\mathbf{t}) dt
$$
\n(14)

Therefore, the total discharge of capacitor  $C_1$  during the period  $t_1$  to  $t_{2m}$  is expressed as

<span id="page-4-4"></span>
$$
Q_{1d} = \sum_{m=1}^{n} \Delta Q_{1d} \tag{15}
$$

When capacitor  $C<sub>1</sub>$  is directly connected in parallel with the power supply, the inverter is in the state of Fig. [3b](#page-3-0) or Fig. [3](#page-3-0)d. In the state, the current fowing through capacitor  $C<sub>1</sub>$  is

<span id="page-4-3"></span><span id="page-4-2"></span>
$$
i_{Clc}(t) = \frac{V_{in} - V_{C1}(t)}{r_{in} + r_{C1} + r_{DS} + r_{DD}} - i_o(t)
$$
\n(16)

According to Eq. ([16\)](#page-4-3), in the time period of  $t_{2m-1}$  and  $t_{2m-2}$ ,  $C_1$  is charged, which is expressed as

$$
\Delta Q_{1c} = \int_{t_{2m-2}}^{t_{2m-1}} i_{C1c}(\mathbf{t}) dt
$$
\n(17)

The total charging amount  $Q_{1c}$  is given as

$$
Q_{1c} = \sum_{m=1}^{n} \Delta Q_{1c} \tag{18}
$$

Therefore, through Eqs.  $(15)$  $(15)$  and  $(18)$  $(18)$  $(18)$ , the difference between the discharge amount and the charge amount of capacitor  $C_1$  from  $t_1$  to  $t_{2m}$  is

$$
\Delta Q_1 = Q_{1d} - Q_{1c} \tag{19}
$$

Finally, taking the allowable voltage ripple  $\Delta V_{CI}$  into consideration, the minimum capacitance should meet the following formula

$$
C_{1\min} = \frac{\Delta Q_1}{\Delta V_{C1}}\tag{20}
$$

The same does not apply to  $C_2$ , which continuously discharges to the output over the time span  $(t_a - t_b)$ , as shown in Fig. [4](#page-4-0)a. In this state, the current fowing through the capacitor  $C_2$  is consistent with the output current. Therefore, the discharge amount of capacitor  $C_2$  in this period is

$$
Q_2 = \int_{t_a}^{t_b} i_o(t)dt
$$
 (21)

Considering the voltage ripple  $\Delta V_{C2}$  of capacitor  $C_2$ , the minimum value of capacitor  $C_2$  should be

$$
C_{2\min} = \frac{\Delta Q_2}{\Delta V_{C2}}\tag{22}
$$

#### **2.5 Voltage/Current Stresses on Switches**

From the five states in Fig. [3,](#page-3-0) voltage stresses  $(V_{si}, i=1-5)$ of the nine switches are found as

$$
V_{S4} = \frac{1}{2}V_{S3} = \frac{1}{2}V_{S5} = \frac{1}{4}V_{S1} = \frac{1}{4}V_{S2} = V_{in}
$$
 (23)

It should be noted that the voltage stresses of  $S_i$  and  $S_i(i = 1, 2, 3, 4)$  are the same, but the current stresses flowing through them are diferent.

It can be seen from Fig. [3](#page-3-0) that the maximum current stress of switches  $S_1$ ,  $S_2$  and  $S_i$  ( $i = 1, 2, 3$ ) is the output current  $I_{bus}$ . The maximum current flowing through the switch  $S_3$  occurs in the State C shown in Fig. [3,](#page-3-0) which is consistent with the discharge current flowing through the capacitor  $C_1$  as  $i_{c1d}(t)$ . In state A and State C, the current flowing through switch  $S_4$ is  $i_o(t)$  and  $i_{c1d}(t)$ , respectively. Therefore, the maximum current stress of switch  $S_4$  is  $I_{bus}$  or  $i_{C1d,max}$ . Where  $i_{C1d,max}$  is the maximum discharge current of capacitor  $C<sub>1</sub>$  in state C. The difference is that the switch  $S_4$  is only turned on when the capacitor  $C<sub>1</sub>$  is charged, and it is directly connected in series with  $C<sub>1</sub>$ .

<span id="page-5-0"></span>Therefore, the current stress is  $i_{Clc}(t)$  according to Eq. [\(16\)](#page-4-3). Similarly, the switch  $S_5$  is only turned on when the capacitor  $C_2$  is charged, and it is directly connected in series with  $C_2$ . The current stress  $i_{C2c}(t)$  is obtained from Eq. [\(12\)](#page-4-5).

## **3 Loss Analysis**

Three types of losses are considered for the switched capacitors converters, which include capacitors conduction losses  $(P_C)$ , switching losses  $(P_S)$ , and capacitors charging losses  $(P_{Rib})$ .

## **3.1 Calculation of Conduction Losses**

<span id="page-5-1"></span>Conduction losses for the power switch and power diode is obtained from the following equations [[27](#page-12-11)]:

$$
P_{C,sw}(t) = V_{on,sw} i_{sw,avg} + r_{on,sw} i_{sw,rms}^2
$$
 (24)

$$
P_{C,D}(t) = V_{on,D}i_{D,avg} + r_{on,D}i_{D,rms}^2
$$
\n(25)

where  $P_{C,sw}(t)$  and  $P_{C,D}(t)$  indicates the conduction loss of the switch tube and diode respectively.  $V_{on}$  and  $r_{on}$  is the voltage drop and the on resistance of the device in the on state.  $i_{\text{avg}}$  and  $i_{\text{rms}}$  represents the RSM current and average current flowing through the switch tube and diode respectively.

<span id="page-5-2"></span>Each level state shown in Fig. [3](#page-3-0) corresponds to a discharge path, so there is a corresponding conduction loss on the on path. By calculating the conduction loss of the level in each state, the total conduction loss can be obtained in a whole period. The conduction loss can be obtained by the following formula:

$$
P_{C,(State,A)} = 4V_{on,sw}i_{bus,avg} + 4r_{on,sw}i_{bus,rms}^2
$$
 (26)

$$
P_{C,(State,B)} = V_{on,sw}(3i_{bus,avg} + i_{C1c,avg}) + r_{on,sw}(3i_{bus,rms}^2 + i_{C1c,rms}^2) + V_{on,D}i_{in,avg} + r_{on,D}i_{in,rms}^2
$$
 (27)

$$
P_{C,(State,C)} = V_{on,sw}(2i_{bus,avg} + 2i_{Cld,avg} + i_{Clc,avg})
$$
  
+ 
$$
r_{on,sw}(2i_{bus,rms}^2 + 2i_{Cld,rms}^2 + i_{Clc,rms}^2)
$$
  
+ 
$$
V_{on,D}i_{C2c,avg} + r_{on,D}i_{C2c,rms}^2
$$
 (28)

$$
P_{C,(State,D)} = V_{on,sw}(3i_{bus,avg} + i_{C1c,avg}) + r_{on,sw}(3i_{bus,rms}^2 + i_{C1c,rms}^2) + V_{on,D}i_{in,avg} + r_{on,D}i_{in,rms}^2
$$
 (29)

In the state E shown in Fig. [3](#page-3-0), the currents of load circuit switch and charging circuit of capacitor  $C_2$  are small, so the conduction loss in this state is ignored. It is worth noting that the conduction loss in the four states of negative half period is symmetrical with that of positive half period, so the total conduction loss can be calculated as:

$$
P_C = 2(P_{C,(State,A)} + P_{C,(State,B)} + P_{C,(State,C)} + P_{C,(State,D)})
$$
\n(30)

#### **3.2 Calculation of Switching Losses**

One of the most important sources of the power loss is switching losses  $(P<sub>S</sub>)$  which are generated due to switching delays that are intrinsic to the semiconductor devices. Because of the different delay time of switching on and off, the loss of each switch can be divided into on loss  $(P_{sw, i(\omega n)})$  and off loss (*Psw,i(of)*) in one basic frequency period. The losses of the active switches during the turning ON and OFF are obtained as following equations [\[3](#page-11-8)]:

$$
P_{sw,i(on)} = f_{ref} \cdot N_{sw,i(on)} \left[ \int_0^{t_{on}} v_{S,i}(t) i_{S,i}(t) dt \right]
$$
  
= 
$$
\frac{f_{ref} \cdot N_{sw,i(on)} \cdot V_{S,i} \cdot I_{S,i} \cdot t_{on}}{6}
$$
 (31)

$$
P_{sw,i(off)} = f_{ref} \cdot N_{sw,i(off)} \left[ \int_0^{t_{off}} v_{S,i}(t) i_{S,i}(t) dt \right]
$$
  
= 
$$
\frac{f_{ref} \cdot N_{sw,i(off)} \cdot V_{S,i} \cdot I_{S,i} \cdot t_{off}}{6}
$$
 (32)

where,  $N_{sw,i(on)}$  and  $N_{sw,i(off)}$  are the number of times that the switch  $i$  is turned on and off in the fundamental frequency period.  $t_{on}$  and toff are the delay time for the switch to turn on and turn off completely.  $V_{S,i}$  and  $I_{S,i}$  can be approximately considered as the voltage stress and current stress before the switch is turned on and off respectively. The on loss  $(P_{sw,i(on)})$  of switch  $S_i$  ( $i = 1, 2, 3, 4$ ) and off loss  $(P_{sw,i(off)})$  is similar to the above formula.

Further, *Nsw,i(on)* and *Nsw,i(of)* are equal in one fundamental frequency period and expressed as  $N_{sw,i}$ . Since the operation of switch  $S_i$  and switch  $S_i$  ( $i = 1, 2, 3, 4$ ) are complementary, the number of times they on and off is considered equal. The switching losses of  $S_1$  and  $\overline{S}_1$  operating at fundamental frequency are neglected.  $N_{sw,i(on)}$  and  $N_{sw,i(off)}$  for switches of each module is calculated as following equations:

$$
N_{sw,i} = \begin{cases} \frac{\sin^{-1}\left(\frac{A_c}{A_{ref}}\right)}{\pi} \cdot \frac{f_s}{f_{ref}}, i = 2\\ \frac{\sin^{-1}\left(\frac{3A_c}{A_{ref}}\right) - \sin^{-1}\left(\frac{2A_c}{A_{ref}}\right)}{\pi} \cdot \frac{f_s}{f_{ref}}, i = 3\\ \frac{\frac{f_s}{f_{ref}}}{\pi}, i = 4\\ \frac{\sin^{-1}\left(\frac{3A_c}{A_{ref}}\right)}{\pi} \cdot \frac{f_s}{f_{ref}}, i = 5 \end{cases}
$$
(33)

<span id="page-6-1"></span><span id="page-6-0"></span>Therefore, the total switching loss is

$$
P_S = \sum_{i=2}^{5} (P_{sw,i(on)} + P_{sw,i(off)}) + \sum_{i=2}^{4} (P_{\overline{sw},i(on)} + P_{\overline{sw},i(off)})
$$
(34)

#### **3.3 Calculation of Ripple Losses of Capacitors**

The ripple losses are caused by the parallel connection of capacitors with input DC sources for charging the capacitors. The voltage ripple of capacitor is calculated by ([20](#page-5-1)) and ([22\)](#page-5-2). Therefore, capacitors ripple losses are obtained from the following equation [[28\]](#page-12-12):

<span id="page-6-2"></span>
$$
P_{Rip} = \frac{f_{ref}}{2} \sum_{k=1}^{2} (C_k \Delta V_{Ck}^2)
$$
 (35)

where  $C_k$  and  $\Delta V_{C_k}$  represent the capacity and voltage ripple of capacitor  $k(k=1,2)$  respectively.

Then, using  $(30)$  $(30)$  $(30)$ ,  $(34)$  $(34)$ , and  $(35)$  $(35)$  $(35)$ , the total losses of proposed topology  $(P_{tot})$  will be

$$
P_{tot} = P_C + P_S + P_{Rip} \tag{36}
$$

Finally, the efficiency can be achieved as

$$
\eta = \frac{P_{out}}{P_{tot} + P_{out}} \times 100\%
$$
\n(37)

## **4 Comparative Study**

In order to evaluate the advantages and disadvantages, the comparisons between the proposed topology and other ninelevel inverters reported recently are given. Table [2](#page-7-0) shows the comparison of the key characteristics between the ninelevel inverter introduced in this paper and the nine-level inverter recently reported. According to the number of power switches ( $N_{SW}$ ), the number of input DC sources ( $N_{DC}$ ), the number of independent diodes  $(N_d)$ , the number of capacitors  $(N_{\text{cap}})$ , the output voltage gain and the scalability of the topology are compared.

The three traditional types of nine-level inverters have good scalability, and with the increase of the number of <span id="page-7-0"></span>**Table 2** Comparison of proposed nine-level inverter with conventional and other recent SCMLI topologies



levels, the output power quality also increases. Unfortunately, a large number of components are required and they do not have boost capability.

Compared with the nine-level topology reported in  $[2-9]$  $[2-9]$  $[2-9]$ , the basic unit of the proposed topology has more advantages in the number of components or output performance. For example, the basic unit of the proposed topology in this paper has the same number of components as the topology reported in  $[5, 6]$  $[5, 6]$  $[5, 6]$  $[5, 6]$  $[5, 6]$ . However, the proposed topology has more advantages in terms of output voltage gain and scalability.

The nine-level topologies reported in [\[10](#page-11-6), [11](#page-11-7)] have good output voltage gain, and the number of switches is less than the proposed topology. However, the proposed topology has obvious advantages in terms of the number of independent diodes and capacitors. Compared with the nine-level topology reported in [[12](#page-11-4)], the proposed topology has one more diode, but the topology reported in [\[12\]](#page-11-4) has no scalability.

The single source extension of the proposed topology has been compared with several single source extension circuits introduced in other literatures. As shown in Fig. [6,](#page-8-0) the curves of the number of switches, driving circuits and capacitors with the increase of the level are shown respectively. Figure [6a](#page-8-0) shows the curve of the number of switches varies with the number of levels. When the number of levels exceeds fve, the proposed topology needs fewer switches and has obvious advantages. Figure [6b](#page-8-0) shows the relationship between the required gate drive and the number of levels. It is worth noting that, except for the inconsistency of the number of driving circuits and switches in the topology introduced in [[4](#page-11-11)], the number of driving circuits in other expansion circuits compared is consistent with their respective number of switches. Figure [6](#page-8-0)c shows the curve of the number of capacitors varies with the number of levels. The proposed topology also has advantages.

## **5 Results and Analysis**

#### **5.1 Simulation Results**

Simulink simulations are carried out to verify the performance of the proposed nine-level inverter. The simulation model is shown in Fig. [7](#page-8-1), and the simulation parameters are shown in Table [3.](#page-8-2) DC input is 50 V, which leads to 50 V and 100 V at  $C_1$  and  $C_2$  of SC capacitor. The peak value of nine-level output voltage is 200 V. According to the data sheet of IXFH80N65X2, the conduction resistance and drain-source capacitance of MOSFET are determined. According to the data sheet of DSEI60, the conduction resistance  $r_{D1} - r_{D2}$  and the forward conduction voltage drop of independent diodes  $D_1 - D_2$  are determined.

Figure [8](#page-9-0)a and b show the simulation waveforms of bus voltage, output voltage and output current under pure resistive load  $Z_1$  and inductive load  $Z_2$  respectively. The DC voltages at both ends of switching capacitor voltage  $C_1$ and  $C_2$  under inductive load  $Z_2$  are shown in Fig. [8](#page-9-0)c. The simulation waveform is consistent with the analysis. The FFT analysis of bus voltage  $v_{bus}$  under load  $Z_2$  is shown in Fig. [8d](#page-9-0). Compared with the fundamental frequency component, the odd order harmonics are greatly attenuated, and the frequency of the fundamental frequency component is the same as the output voltage. That is to say, the low THD is achieved by the proposed nine-level inverter with fewer components. On the other hand, the THD of bus voltage  $v_{bus}$  shown in Fig. [8d](#page-9-0) is 16.89%, which satisfes another THD calculation expression described in [\[11](#page-11-7)].

<span id="page-7-1"></span>
$$
THD, \mathcal{U} = \frac{57.7}{(h-1)M}, \mathcal{U}
$$
\n(38)



<span id="page-8-0"></span>**Fig. 6** Extension Variation of **a** number of switches **b** number of gate driver circuit and **c** number of capacitances

When the modulation index M is 0.9, the voltage THD is estimated to be 16.03%, which is in good agreement with the simulation results. In fact, formula  $(1)$  $(1)$  and formula  $(38)$  $(38)$ are not contradictory, because they serve diferent objects. Equation [\(1](#page-1-0)) is for the case that the output of bus voltage  $v_{bus}$ is a step wave, while Eq. ([38\)](#page-7-1) is for the case that bus voltage *vbus* switches quickly under two levels.



<span id="page-8-1"></span>**Fig. 7** Simulation model of the proposed inverter

<span id="page-8-2"></span>**Table 3** Simulation parameters of the proposed inverter

Parameters	Value
Input voltage $V_{in}$	50 V( $r_{in}$ :50 m $\Omega$ )
Modulation index M	0.9
Output load Z	$Z_i$ :50 $\Omega$
	$Z_2$ :50 $\Omega$ + 100 mH
<b>MOSFETs</b>	$r_{DS}$ :38 m $\Omega$ $C_{DS}$ :5000 pF
Independent diode	$V_F$ :1.13 V $r_{D1} - r_{D2}$ :4.7 m $\Omega$
Capacitor $C1$	$2 mF(r_i: 20 m\Omega)$
Capacitor $C_2$	$4 \text{ mF}(r_1: 10 \text{ m}\Omega)$
Filter capacitor $C_f$	$8 \mu F(r_f; 25 \text{ m}\Omega)$
Filter inductor $L_f$	0.4 mH( $r_{Lf}$ : 35 mΩ)
Switching frequency $f_s$	$10$ kHz
Frequency of the sinusoidal signal waveform $f_{ref}$	50 Hz

The dynamic waveform of modulation index M of the proposed basic cell topology under inductive load  $Z_2$  is given in Fig. [9a](#page-10-0). 0.2, 0.4, 0.6–1, the corresponding THD of the output voltage is 5.29%, 2.76%, 1.68%, and 1.24%, respectively, and the power quality of output voltage and current waveform will be improved. Moreover, when the modulation index *M* changes dynamically, its dynamic performance does not decrease.

The key waveforms of the proposed basic cell topology when load is suddenly added are shown in Fig. [9b](#page-10-0). Figure [9](#page-10-0)b is the waveform of bus voltage *vbus*, output voltage *vout* and output current *iout* from no-load sudden change to inductive load  $Z_2$ . The output voltage is stable, and the output current can be smoothly transited under sudden load addition.

The curve of output efficiency changing with power is shown in Fig. [10](#page-10-1) when the output load is reduced from 320 to 40 Ω. When the output power  $P<sub>o</sub> = 115$  W, the maximum power conversion efficiency is 97.2%.

<span id="page-9-0"></span>**Fig.** 8 Simulation results with **a**  $Z_1 = 50 \Omega$ . **b**  $Z_2 = 50 \Omega + 100 \text{ mH}$ . **c** SC voltages with  $Z_2$ . **d** FFT of bus voltage  $v_{bus}$  with  $Z_2$ 

## **5.2 Experiment Analysis**

In order to further verify the feasibility of the proposed basic unit nine-level SC inverter, the experimental prototype shown in Fig. [11](#page-10-2) is realized. The experimental circuit parameters and equipment specifcations are shown in Table [4.](#page-10-3) The system is controlled by STM32H750VBt6 single chip microcomputer. The DC voltage of the system is 50 V and the modulation index is 0.9. The load is 45  $Ω$ . The filter inductor is self-winding, the inductance is 1.1mH, and the filter capacitor is  $8 \mu$ F. The switching frequency is 10 kHz and the frequency of output fundamental is 50 Hz.

The experimental results of the proposed basic cell ninelevel SC topology are shown in Fig. [2.](#page-2-0) Under pure resistive load, the phase of output voltage and current are the same, as shown in Fig. [12](#page-10-4)a. Figure [12](#page-10-4)b shows the DC voltage waveforms at both end of two SC in the main circuit. The experimental results are consistent with the simulation, and the fuctuation of voltage is small.

The experimental results when the modulation index changes dynamically are shown in Fig. [13.](#page-11-12) In Fig. [13a](#page-11-12), when the modulation index increases from 0.2 to 0.6, the output bus voltage is transited from 3-level output to 7-level output, and the dynamic performance of the transition is good. Figure [13b](#page-11-12) shows the dynamic change of modulation index from 0.9 to 0.4. At this time, the corresponding level of output bus voltage is transited from 9-level output to 5-level output. When the output level is decreased, the output waveform is still stable. Figure [14](#page-11-13) shows the experimental results of the proposed basic cell nine-level SC inverter under sudden load change. When the load is suddenly added, the experimental waveform is consistent with the simulation. It should be pointed out that the parameters of the simulation model are assumed to be known. For the black-box inverter system in practical applications, that is, when the parameters of the components in the inverter are unknown, these unknown parameters are expected to be estimated and determined by some identifcation algorithms [[29–](#page-12-13)[34\]](#page-12-14) to make them to be white-box, such as the least squares algorithm [\[35](#page-12-15)–[40\]](#page-12-16) and the gradient algorithm [\[41–](#page-12-17)[48\]](#page-12-18), etc. The combination of recognition algorithm and power electronics has broad application prospects.

# **6 Conclusions**

In this paper, a novel switched capacitor nine-level inverter with four times boost capability is proposed. The proposed topology is highly scalable, which can increase the output voltage by four levels and four times the output voltage gain





<span id="page-10-0"></span>**Fig. 9** Simulation results with **a** dynamic change of modulation index **b** output voltage and current waveforms with change of load from noload to  $Z_2$ 



<span id="page-10-1"></span>Fig. 10 Efficiency of the proposed topology

when every two switches and a small number of auxiliary passive components are added to the base unit of the proposed topology. However, an H-bridge is required in the proposed topology, which increases the output voltage stress. The high scalability of the proposed topology can reduce



<span id="page-10-2"></span>**Fig. 11** Hardware setup of the proposed inverter

<span id="page-10-3"></span>**Table 4** components of the experimental prototype

Devices	Modes
Switches	<b>IXFH80N65X2</b>
Capacitors $C_1$	2000 µF/250 V
Capacitors $C_2$	4000 µF/250 V
Diodes $D_1$ and $D_2$	<b>MUR3060P</b>
Filter Capacitor $C_f$	$8 \mu F$
Filter Inductor $L_f$	$1.1 \text{ mH}$



<span id="page-10-4"></span>**Fig. 12** Experimental results with **a** bus voltage  $v_{bus}$ , output voltage  $v_{out}$  and output current  $i_{out}$ . **b** SC voltages



<span id="page-11-12"></span>**Fig. 13** Experimental results of propose topology after changing *M* values from. **a** 0.2–0.6 **b** 0.9–0.4



<span id="page-11-13"></span>**Fig. 14** Experimental waveform of sudden load change

the infuence of this disadvantage. When the number of the output level of the expansion circuit is enough, the switching frequency can be efectively reduced by using the output step wave. This paper presents extended form of the basic unit, and introduces the working principle, modulation method, switched capacitor parameter calculation, loss analysis, comparison, simulation and experimental results of the basic unit as a conventional nine level inverter. The capacitor in the proposed topology has the capacity of capacitor voltage self-balancing, and the PD modulation algorithm based on logic is used to simplify the complexity of the modulation circuit. Compared with the existing topology, the superiority of the proposed inverter is proved. All the advantages and feasibility of the proposed topology are evaluated through the simulation model. An experimental prototype with rated power of 400 W is built, and the experimental dynamic waveforms under diferent conditions are described. The results show that the proposed inverter has good dynamic performance as a switching power supply. It is worth noting that the topology proposed in this paper still needs to be improved. For example, the mathematical model study of the proposed topology has not been given. Some advanced modeling methods for linear [[49–](#page-12-19)[55\]](#page-13-0) and nonlinear [[56–](#page-13-1)[60\]](#page-13-2) systems are helpful for the establishment of a more accurate mathematical model of the proposed structure, which in turn can be applied to other felds.

**Acknowledgements** This work was supported by the Key Laboratory Open Foundation of Hubei Province for Solar Power Generation and Energy Storage Control (No. HBSEES201902) and National Natural Science Foundation of China (No. 61571182).

# **References**

- <span id="page-11-0"></span>1. He L, Cheng C (2016) A fying-capacitor-clamped fve-level inverter based on bridge modular switched-capacitor topology. IEEE Trans Industr Electron 63(12):7814–7822
- <span id="page-11-1"></span>2. Taghvaie A, Adabi J, Rezanejad M (2018) A self-balanced step-up multilevel inverter based on switched-capacitor structure. IEEE Trans Power Electron 33(1):199–209
- <span id="page-11-8"></span>3. Liu J, Cheng KWE, Ye Y (2014) A cascaded multilevel inverter based on switched-capacitor for high-frequency AC power distribution system. IEEE Trans Power Electron 29(8):4219–4230
- <span id="page-11-11"></span>4. Ali JSM, Kumar V (2018) Compact switched capacitor multilevel inverter (CSCMLI) with self-voltage balancing and boosting ability. IEEE Trans Power Electron 34(5):4009–4013
- <span id="page-11-9"></span>5. Liu J, Wu J, Zeng J, Guo H (2017) A novel nine-level inverter employing one voltage source and reduced components as high-frequency ac power source. IEEE Trans Power Electron 32(4):2939–2947
- <span id="page-11-10"></span>6. Barzegarkhoo R et al (2022) Nine-level nine-switch commonground switched-capacitor inverter suitable for high-frequency AC-microgrid applications. IEEE Trans Power Electron 37(5):6132–6143
- <span id="page-11-2"></span>7. Naik BS et al (2020) A hybrid nine-level inverter topology with boosting capability and reduced component count. IEEE Trans Circuits Syst II Express Briefs 68(1):316–320
- <span id="page-11-3"></span>8. Sandeep N, Ali JSM, Yaragatti UR, Vijayakumar K (2019) Switched-capacitor-based quadruple boost nine-level inverter. IEEE Trans Power Electron 34(8):7147–7150
- <span id="page-11-5"></span>9. Nakagawa Y, Koizumi H (2019) A boost-type nine-level switched capacitor inverter. IEEE Trans Power Electron 34(7):6522–6532
- <span id="page-11-6"></span>10. Lin JAW, Wu J, Zeng J (2019) A novel nine-level quadruple boost inverter with inductive-load ability. IEEE Trans Power Electron 34(54):4014–4018
- <span id="page-11-7"></span>11. Saeedian M, Adabi Firouzjaee ME, Hosseini SM, Adabi J, Pouresmaeil E (2019) A novel step-up single source multilevel inverter: topology, operating principle and modulation. IEEE Trans Power Electron.<https://doi.org/10.1109/TPEL.2018.2848359>
- <span id="page-11-4"></span>12. Bana PR et al (2020) A novel nine-level boost type multilevel inverter with inductive ability for photovoltaic system. In: 2020

IEEE industry applications society annual meeting, pp 1–6. <https://doi.org/10.1109/IAS44978.2020.9334916>

- <span id="page-12-0"></span>13. Memon MA, Mekhilef S, Mubin M (2018) Selective harmonic elimination in multilevel inverter using hybrid APSO algorithm. IET Power Electron 11(10):1673–1680
- <span id="page-12-1"></span>14. Ruderman A (2015) About voltage total harmonic distortion for single- and three-phase multilevel inverters. IEEE Trans Ind Electron 62(3):1548–1551
- <span id="page-12-2"></span>15. Chen Q et al (2020) New type single-supply four-switch fvelevel inverter with frequency multiplication capability. IEEE Access 8:203347–203357
- 16. Siddique MD, Mekhilef S, Shah NM, Memon MA (2019) Optimal design of a new cascaded multilevel inverter topology with reduced switch count. IEEE Access 7:24498–24510
- 17. Samadaei E, Sheikholeslami A, Gholamian SA, Adabi J (2018) A square T-type (ST-Type) module for asymmetrical multilevel inverters. IEEE Trans Power Electron 33(2):987–996
- <span id="page-12-3"></span>18. Zeeshan Sarwer MD, Siddique Atif Iqbal, Sarwar Adil, Mekhilef S (2020) An improved asymmetrical multilevel inverter topology with reduced semiconductor. Int Trans Electr Energy Syst. <https://doi.org/10.1002/2050-7038.12587>
- <span id="page-12-4"></span>19. Siddique MD, Mekhilef S, Shah NM et al (2020) Switchedcapacitor-based boost multilevel inverter topology with higher voltage gain. IET Power Electron. [https://doi.org/10.1049/iet](https://doi.org/10.1049/iet-pel.2020.0446)[pel.2020.0446](https://doi.org/10.1049/iet-pel.2020.0446)
- 20. Siddique MD, Reddy BP, Iqbal A et al (2020) Reduced switch count-based N-level boost inverter topology for higher voltage gain. IET Power Electron. [https://doi.org/10.1049/iet-pel.2020.](https://doi.org/10.1049/iet-pel.2020.0359) [0359](https://doi.org/10.1049/iet-pel.2020.0359)
- <span id="page-12-5"></span>21. Sandeep N, Ali JSM, Yaragatti UR, Vijayakumar K (2019) A self-balancing fve-level boosting inverter with reduced components. IEEE Trans Power Electron 34(7):6020–6024
- <span id="page-12-6"></span>22. McGrath BP, Holmes DG (2002) Multicarrier PWM strategies for multilevel inverters. IEEE Trans Ind Electron 49(4):858–867
- <span id="page-12-7"></span>23. Odeh CI, Lewicki A, Morawiec M (2021) A single-carrier-based pulse width modulation template for cascaded H-bridge multilevel inverters. IEEE Access 9:42182–42191
- <span id="page-12-8"></span>24. Franquelo LG, Rodriguez J, Leon J, Kouro S, Portillo R, Prats MAM (2008) The age of multilevel converters arrives. IEEE Ind Electron Mag 2(2):28–39
- <span id="page-12-9"></span>25. Hinago Y, Koizumi H (2012) A switched-capacitor inverter using series/parallel conversion with inductive load. IEEE Trans Ind Electron 59(2):878–887
- <span id="page-12-10"></span>26. Chen M, Yang Y, Blaabjerg F (2021) A six-switch sevenlevel triple-boost inverter. IEEE Trans Power Electron 36(2):1225–1230
- <span id="page-12-11"></span>27. Sadigh AK, Dargahi V, Corzine KA (2016) Analytical determination of conduction and switching power losses in fyingcapacitor-based active neutral-point-clamped multilevel converter. IEEE Trans Power Electron 31(8):5473–5494
- <span id="page-12-12"></span>28. Babaei E, Gowgani SS (2014) Hybrid multilevel inverter using switched capacitor units. IEEE Trans Ind Electron 61(9):4614–4621
- <span id="page-12-13"></span>29. Ding F, Chen T (2014) Combined parameter and output estimation of dual-rate systems using an auxiliary model. Automatica 40(10):1739–1748
- 30. Ding F, Liu YJ, Bao B (2011) Gradient based and least squares based iterative estimation algorithms for multi-input multioutput systems. Proc Inst Mech Eng Part I J Syst Control Eng 226(1):43–55
- 31. Ding F (2013) Coupled-least-squares identifcation for multivariable systems. IET Control Theory Appl 7(1):68–79
- 32. Zhou YH (2020) Modeling nonlinear processes using the radial basis function-based state-dependent autoregressive models. IEEE Signal Process Lett 27:1600–1604
- 33. Zhou YH, Zhang X (2021) Partially-coupled nonlinear parameter optimization algorithm for a class of multivariate hybrid models. Appl Math Comput 414:126663
- <span id="page-12-14"></span>34. Zhou YH, Zhang X (2021) Hierarchical estimation approach for RBF-AR models with regression weights based on the increasing data length. IEEE Trans Circuits Syst II Express Briefs 68(12):3597–3601
- <span id="page-12-15"></span>35. Xu L (2021) Separable multi-innovation Newton iterative modeling algorithm for multi-frequency signals based on the sliding measurement window. Circuits Syst Signal Process 41(2):805–830
- 36. Ding F, Liu XG, Chu J (2013) Gradient-based and least-squaresbased iterative algorithms for Hammerstein systems using the hierarchical identifcation principle. IET Control Theory Appl 7(2):176–184
- 37. Ding F (2014) Combined state and least squares parameter estimation algorithms for dynamic systems. Appl Math Modell 38(1):403–412
- 38. Ding J, Liu G (2014) Hierarchical least squares identifcation for linear SISO systems with dual-rate sampled-data. IEEE Trans Autom Control 56(11):2677–2683
- 39. Liu YJ, Shi Y (2014) An efficient hierarchical identification method for general dual-rate sampled-data systems. Automatica 50(3):962–970
- <span id="page-12-16"></span>40. Wang YJ (2016) Novel data fltering based parameter identifcation for multiple-input multiple-output systems using the auxiliary model. Automatica 71:308–313
- <span id="page-12-17"></span>41. Ding F, Chen T (2005) Parameter estimation of dual-rate stochastic systems by using an output error method. IEEE Trans Automat Control 50(9):1436–1441
- 42. Ding F, Liu G, Liu X (2010) Partially coupled stochastic gradient identifcation methods for non-uniformly sampled systems. IEEE Trans Autom Control 55(8):1976–1981
- 43. Ding F, Liu G, Liu X (2011) Parameter estimation with scarce measurements. Automatica 47(8):1646–1655
- 44. Zhang X (2022) Optimal adaptive fltering algorithm by using the fractional-order derivative. IEEE Signal Process Lett 29:399–403
- 45. Xu L (2022) Separable Newton recursive estimation method through system responses based on dynamically discrete measurements with increasing data length. Int J Control Autom Syst 20(2):432–443
- 46. Xu L, Yang E (2020) Auxiliary model multiinnovation stochastic gradient parameter estimation methods for nonlinear sandwich systems. Int J Robust Nonlinear Control 31(1):148–165
- 47. Xu L, Zhu Q (2022) Separable synchronous multi-innovation gradient-based iterative signal modeling from on-line measurements. IEEE Trans Instrum Meas 71:6501313
- <span id="page-12-18"></span>48. Xu L, Chen FY, Hayat T (2021) Hierarchical recursive signal modeling for multi-frequency signals based on discrete measured data. Int J Adapt Control Signal Process 35(5):676–693
- <span id="page-12-19"></span>49. Xu L, Zhu Q (2021) Decomposition strategy-based hierarchical least mean square algorithm for control systems from the impulse responses. Int J Syst Sci 52(9):1806–1821
- 50. Zhang X (2021) Hierarchical parameter and state estimation for bilinear systems. Int J Syst Sci 51(2):275–290
- 51. Zhang X, Yang E (2019) State estimation for bilinear systems through minimizing the covariance matrix of the state estimation errors. Int J Adapt Control Signal Process 33(7):1157–1173
- 52. Zhang X (2020) Adaptive parameter estimation for a general dynamical system with unknown states. Int J Robust Nonlinear Control 30(4):1351–1372
- 53. Zhang X, Xu L (2020) Recursive parameter estimation methods and convergence analysis for a special class of nonlinear systems. Int J Robust Nonlinear Control 30(4):1373–1393
- 54. Zhang X, Liu Q, Hayat T (2020) Recursive identifcation of bilinear time-delay systems through the redundant rule. J Frankl Inst 357(1):726–747
- <span id="page-13-0"></span>55. Zhang X, Yang E (2019) Highly computationally efficient state flter based on the delta operator. Int J Adapt Control Signal Process 33(6):875–889
- <span id="page-13-1"></span>56. Zhang X, Hayat T (2018) Combined state and parameter estimation for a bilinear state space system with moving average noise. J Frankl Inst 355(6):3079–3103
- 57. Zhang X, Hayat T (2017) Recursive parameter identifcation of the dynamical models for bilinear state space systems. Nonlinear Dyn 89(4):2415–2429
- 58. Wang H, Fan H (2021) Complex dynamics of a four-dimensional circuit system. Int J Bifurc Chaos 31(14):2150208
- 59. Wang H, Ke G, Fan H (2022) Multitudinous potential hidden Lorenz-like attractors coined. Eur Phys J Spec Top. [https://doi.](https://doi.org/10.1140/epjs/s11734-021-00423-3) [org/10.1140/epjs/s11734-021-00423-3](https://doi.org/10.1140/epjs/s11734-021-00423-3)
- <span id="page-13-2"></span>60. Xu CJ, Xu HC, Su HS (2022) Adaptive bipartite consensus of competitive linear multi-agent systems with asynchronous intermittent communication. Int J Robust Nonlinear Control. [https://](https://doi.org/10.1002/rnc.6086) [doi.org/10.1002/rnc.6086](https://doi.org/10.1002/rnc.6086)

**Publisher's Note** Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.



**Jian Pan** was born in Wuhan, China. He received his B.Sc.

respectively received Hubei Province Science and Technology Progress Awards, won second prize in 2003 and 2017, third prize in 2005 and 2012. He also received Wuhan City Science and Technology Progress Awards, won third prize in 2012 and second prize in 2014. He is currently a director of Hubei Association of Automation and a director of Wuhan Power Supply Society.

University of Technology, Wuhan, Hubei, China, in 2021, and is currently working toward the Ph.D. degree in electrical engineering at Southeast University, Nanjing. His research interests include multilevel inverters, Virtual Synchronous Generator Grid-connected technology, and applications of power electronic technology in power system.

**Jiaxin Xiong** was born in Henan, China, in 1996. He received the B.E. degree from Zhengzhou University of Light Industry, Zhengzhou, Henan, China, in 2019. He is currently pursuing the M.S. degree in electrical engineering with Hubei University of Technology, Wuhan, China. His research interests include reliable flight control, sliding mode control and active disturbance rejection control.

**Qingdong Chen** was born in Hubei, China, in 1996. He received the M.S. degree in automation engineering from Hubei

**Guangyi Chen** was born in Hubei, China, in 1996. He received the B.E. degree from Hubei Normal University, Huangshi, Hubei, China, in 2019. He is currently pursuing the M.S. degree in electrical engineering with Hubei University of Technology, Wuhan, China. His research interests include Z-source inverter and multilevel inverters.

