ORIGINAL ARTICLE

Design and Implementation of New Topology for Solar PV Based Transformerless Forward Microinverter

M. Premkumar1 · T. R. Sumithira2

Received: 15 June 2018 / Revised: 21 September 2018 / Accepted: 29 October 2018 / Published online: 22 January 2019 © The Korean Institute of Electrical Engineers 2019

Abstract

Recently, transformerless inverters play a vital role for single phase low voltage solar photovoltaic (PV) system due to low cost, lesser weight, small size and high efficiency. However, the leakage current produces electromagnetic interferences, current distortion on the grid with additional losses which afects the performance of the inverter. In this paper, a new inverter topology, to deal with the problem of leakage current is proposed. The various conventional H6 topologies are simulated, compared and evaluated based on the leakage current, performance and safety with the proposed inverter topology. This work focuses on transformerless inverter which is best suitable for module integrated converter (MIC) or microinverter. The proposed topology is employed with unipolar sinusoidal pulse width modulation, and it can reduce the common mode (CM) current. The performance analysis is carried out on diferent topologies using MATLAB/Simulink environment and the proposed inverter experimentally verifed on a 150 W prototype. Based on the analysis, simulation and experimental results, the comparison also presented for future reference.

Keywords CM current · Ground leakage current · MIC · Safety · Solar PV · Unipolar switching

1 Introduction

The solar photovoltaic (PV) energy source became a signifcant and crucial renewable energy in the energy market around the globe, and it is proliferating. This growth is due to constant improvement regarding efficiency, power, reliability etc. Currently, microinverter is a developing solar inverter technology which enhances the efficiency and higher power output. Inversion process of the microinverters is up to the panel level which increases efficiency and custommade power generation of the PV array. This diminishes the adverse efect of solar PV module mismatch and improves the overall efficiency of the solar energy system. It also enables, module level parameter monitoring, more comfortable

 \boxtimes M. Premkumar premkumar.m@gmrit.org

 \boxtimes T. R. Sumithira sumithra.trs@gmail.com and quick installation, design fexibility and safety than conventional inverters. However, high installation and maintenance cost are the main factors impacting the global microinverter market growth, and the other impacting factors are shown in Fig. [1.](#page-1-0) In the feld of microinverter, technological advancements to increase the performance and rapid rise in government funding for renewable energy projects will provide more signifcant opportunities in the market growth.

The single-phase microinverters dominated than the three-phase due to its application in the domestics. Due to the high energy conversion and fexibility, grid-connected microinverter dominates the global market [\[1](#page-9-0), [2](#page-9-1)].

The solar PV grid-tied inverters with the transformer are operated at grid frequency which is bulk in size, high cost, less durability and produce more losses. The transformers with low frequency (LF) limits the control of the grid current of the inverter and especially at low load. It will not inject reactive power into the grid due to the transformer magnetization, and it offers poor power factor. The LF transformer might deliver the loss of 2% of the total power loss. The advantage of the transformer with high frequency (HF) is the reduction of size and weight, and it provides the galvanic isolation. The overall efficiency of the system is slightly higher than LF transformerbased inverter with more conversion stage [\[3](#page-9-2), [4\]](#page-9-3).

¹ Department of Electrical and Electronic Engineering, GMR Institute of Technology, Rajam, Andhra Pradesh, India

Department of Electrical and Electronic Engineering, Government College of Engineering, Salem, Tamilnadu, India

Fig. 1 Factors impacting the microinverter growth

The next generation of the grid-tied inverter is transformerless solar PV based inverter, and it offers higher reliability, efficiency, cost but the non-isolated inverter is having common mode voltage or leakage current issues between the PV and the grid. The stray capacitance formed due to the non-isolated connection which will develop the fuctuations in common mode voltage, and it introduces the ground leakage current, grid current ripple and electromagnetic interferences (EMI). According to German standard DIN-VDE 0126-1-1, disconnection of PV inverter is necessary within 0.3 s if the leakage current exceeds 30 mA (refer Table [1\)](#page-1-1) [[5](#page-9-4)–[8\]](#page-9-5).

To address the leakage current issue, this paper proposes a new H6 transformerless inverter topology with bypass circuit connected between A and B points of the inverter which provides freewheeling path when the bridge semiconductor devices are switched off and separates the solar PV module from the grid during the freewheeling period. The organisation of this paper as follows: Sect. [2](#page-1-2) discusses the operation and analysis of the existing inverters. Section [3](#page-4-0) explains the proposed inverter operation and its control strategies. The simulation results and hardware results are presented in Sects. [4](#page-6-0) and [5](#page-8-0) respectively. Section [6](#page-9-6) concludes the paper.

2 Existing Transformerless Inverter Topology

The single-phase inverter is grounded at the AC side is the essential consideration for the transformerless inverter. Out of various topology, zero-state decouple topology will decouple the solar PV module during the freewheeling period from the grid, and it clamps the short circuit output voltage [\[9](#page-9-7)]. In the following sub-section, the outline of the conventional inverter topology and leakage current analysis is discussed.

2.1 Ground Leakage Current Analysis

Due to the electrically chargeable surface area in PV module, a capacitance created between the PV and the common ground. This parasitic capacitance creates the side effects depends on factors like the PV module, the structure of the frame, weather condition, humidity, dust etc. This capacitance varies based on the manufacturers of the PV module [[10](#page-9-8)]. For example, multicrystalline BPSolar MSX120 PV array has 75 nF/kW and thin flm modules having 1000 nF/kW due to the metallic sheet which is enough for conduction of current to the common ground at the device switching frequency as shown in Fig. [2.](#page-1-3)

This leakage current depends on the inverter topology and the modulation strategy. For the analysis, a traditional singlephase full bridge inverter is considered. The equivalent CM model for the grid-tied full bridge inverter at the initial and fnal stage is shown in Fig. [3](#page-2-0). Due to the parasitic capacitance, the alternating CM voltage circulates the high ground leakage current. The CM voltage is expressed as V_{cm} , and current i_{cm} is presented in Eqs. [1](#page-1-4) and [2](#page-1-5) respectively.

$$
V_{\rm cm} = 0.5(V_{\rm AN} + V_{\rm BN}),\tag{1}
$$

$$
i_{cm} = C_{pv} \frac{dV_{cm}}{dt}.
$$
 (2)

The diferential voltage of the inverter is given in Eq. [2](#page-1-5),

$$
V_{dm} = V_{AN} - V_{BN}.\tag{3}
$$

From Eqs. [1–](#page-1-4)[3,](#page-1-6) the pulse voltage V_{AN} and V_{BN} is expressed in Eqs. [4](#page-2-1) and [5](#page-2-2) respectively.

Table 1 Leakage current value as per DIN VDE 0126-1-1 standard

Ground leakage current in mA	Grid discon- nection time in seconds	
30	0.3	
60	0.15	
100	0.04	

Fig. 2 Ground leakage current path of the grid-tied inverter

Fig. 3 The equivalent model; **a** initial stage, **b** fnal stage

$$
V_{AN} = \frac{1}{2} V_{cm} + V_{dm},
$$
\n(4)

$$
V_{BN} = \frac{1}{2} V_{cm} - V_{dm},
$$
 (5)

where V_{AN} and V_{BN} are the pulse voltages between the points of the bridge leg and the DC negative terminal N, C_{pv} is the PV module parasitic capacitance.

From the Fig. [3](#page-2-0)b, the total CM voltage for single-phase full bridge transformerless inverter is derived and presented in Eq. [6.](#page-2-3)

$$
V_{\text{tem}} = V_{\text{cm}} + \frac{V_{\text{dm}}}{2} \frac{L_{b} - L_{a}}{L_{a} + L_{b}},
$$
\n(6)

where L_a and L_b are the grid filter inductors. L_a and L_b are equal in magnitude for the full bridge inverter family. Therefore, the Eq. [6](#page-2-3) is modifed as Eq. [7](#page-2-4).

$$
V_{\text{tem}} = V_{\text{cm}} = 0.5(V_{\text{AN}} + V_{\text{BN}}) = \text{Constant.}
$$
 (7)

CM voltage is calculated from Eq. [7](#page-2-4) and it is diferent for various topology and the modulation strategy. So, the modulation strategy is carefully designed to minimize the leakage current for the transformerless inverter. There are two modulation strategies are commonly used for full bridge inverter. In unipolar modulation strategy, when the diagonal switches (1 and 4) are turned ON, the CM voltage is expressed in Eq. [8](#page-2-5) and when the switch 1 is turned OFF and switch 4 and 3 is turned ON, the CM voltage is expressed in Eq. [9](#page-2-6).

$$
V_{cm} = 0.5(V_{AN} + V_{BN}) = 0.5(V_{dc} + 0) = 0.5V_{dc},
$$
 (8)

$$
V_{\rm cm} = 0.5(V_{\rm AN} + V_{\rm BN}) = 0.5(0 + 0) = 0.
$$
 (9)

In bipolar modulation strategy, when the diagonal switches (1 and 4) are turned ON, the CM voltage is expressed in Eq. [10](#page-2-7) and when switch 1 and 4 are turned OFF and switch 2 and 3 are turned ON, the CM voltage is expressed in Eq. [11.](#page-2-8)

$$
V_{\rm cm} = 0.5(V_{\rm AN} + V_{\rm BN}) = 0.5(V_{\rm dc} + 0) = 0.5V_{\rm dc},\tag{10}
$$

$$
V_{cm} = 0.5(V_{AN} + V_{BN}) = 0.5(V_{dc} + 0) = 0.5V_{dc}.
$$
 (11)

Fig. 4 Sequential logic diagram for generation of gate signal

In the unipolar scheme, the CM voltage various from $0.5V_{dc}$ to 0 which will produce the heavy leakage current. At the same time, in the bipolar scheme, CM voltage is constant and it eliminates the leakage current problem. But, it increases the switching loss and current ripple. The unipolar scheme is benefcial in terms of flter size and less voltage ripple but the leakage current is increased. So, it is better to combine both the schemes. The structure of the circuit is modifed by providing the additional device for the freewheeling path.

2.2 Analysis of the Conventional Grid‑Tied Inverters

Many interesting topologies have been developed in last few years in order to solve the above-said problems. The family of grid-tied H6 solar PV inverter with/without ground leakage current issue is presented in the literature [\[3](#page-9-2), [7](#page-9-9), [10](#page-9-8)[–13](#page-10-0)]. For the analysis, H6 transformerless inverter proposed in [[7\]](#page-9-9) is considered for discussion in this section. The sequential logic diagram for sinusoidal pulse width modulation (SPWM) is shown in Fig. [4.](#page-2-9) In which, G1–G6 is the gate driving pulses of the switching device T1–T6. The signals G1–G4 are generated by employing SPWM during the positive/negative half-cycle of the grid voltage. The devices T5 and T6 will work according to the frequency of the grid.

The modes of operation are shown in Fig. [5](#page-3-0) and the working of the existing PV grid-connected inverter is discussed.

Mode I During the positive cycle of the grid voltage, T1 and T4 are active and T5 is always ON; the grid current flows through $T1-L_a-L_b-T4$ and the grid is charged with the input voltage. The current fow is shown in Fig. [5](#page-3-0)a. The output voltage is presented in Eq. 12.

$$
V_{AB} = + V_{dc}.
$$
 (12)

Mode II During this mode, T1 and T4 are turned OFF. The freewheeling path is provided by switching ON T5, and the grid current flows through Grid⁻–L_b–T5–D1–L_a–Grid⁺ to maintain the inductor current. The grid and inverter

Fig. 5 Modes of operation of the conventional topology; **a** mode-I, **b** mode-II, **c** mode-III, **d** Mode-IV

are isolated during this mode of operation and the current flow is shown in Fig. [5b](#page-3-0). The output voltage is expressed in Eq. [13.](#page-3-1)

$$
V_{AB} = 0.\t\t(13)
$$

Mode III During the negative cycle of the grid voltage, T2 and T3 are active and T6 is always ON; the grid current flows through $T2-T6-L_b-L_a-T3$ and the grid will be charged with the negative input voltage. The current flow is shown in Fig. [5](#page-3-0)c. The output voltage is expressed in Eq. [14](#page-3-2).

$$
V_{AB} = -V_{dc}.\tag{14}
$$

Mode IV During this mode, T2 and T3 are turned OFF. The freewheeling path is provided by T6 and the grid current flows through Grid⁺–L_a–D2–T6–L_b–Grid[–] to maintain the inductor current. The grid and inverter are isolated during this mode of operation and the current fow is shown in Fig. [5](#page-3-0)d. The output voltage is expressed in Eq. [15.](#page-3-3)

$$
V_{AB} = 0.\t\t(15)
$$

To determine the CM voltage, during positive cycle, the switch T1 and T4 is ON, the inductor current forced to freewheel through T1, T4, and T5 body diodes and decreased rapidly for enduring the reverse voltage. So, the CM voltage during this period is given in Eq. [16](#page-3-4).

$$
V_{\rm cm} = 0.5(V_{\rm dc} + 0) = 0.5V_{\rm dc}.
$$
 (16)

During the freewheeling period, T1 and T3 are OFF and the voltage balance is obtained. The voltage clamped between point A and DC ground is half of the output voltage. When T2 and T4 is OFF, the voltage clamped between point B and DC ground is again half of the output voltage. Therefore, the CM voltage is given in Eq. [17.](#page-3-5)

$$
V_{\rm cm} = 0.5(0.5V_{\rm dc} + 0.5V_{\rm dc}) = 0.5V_{\rm dc}.
$$
 (17)

The CM voltage between the midpoint and DC ground does not vary and is kept constant. The CM voltage formed by the DC ground to AC ground is nothing but DC offset layover with low-frequency devices and this circulates the small CM current to the equivalent CM capacitor C_{pv} by keeping capacitor value of 5 nF which allows the current of slightly above 30 mA. To limit the ground leakage current below 30 mA, the inverter structure is slightly modifed in proposed topology but the modulation scheme is same as that of the conventional inverter topology.

Fig. 6 Functional block of the proposed topology

Fig. 7 Proposed H6 inverter topology

Fig. 8 Modulation scheme for the proposed topology

3 Circuit Confguration and Working of the Proposed Inverter Topology

The analytical approach is very helpful to get a better understanding of the needs, possibilities of topology and constraints of the inverter. The detailed operation of the proposed inverter discussed in the further sub-sections.

3.1 Functional Block of the Proposed System

The functional block diagram for the proposed topology is shown in Fig. [6.](#page-3-6) It consists of fve basic functions to focus towards the power electronic usage. The maximum power point tracking (MPPT) controls the DC output voltage to operate the PV module at their maximum power point (MPP). Since the MPP varies with the insolation, temperature and the shading, it requires sophisticated tracking algorithms. If the inverter introduces a voltage ripple at PV, the ripple has to be kept small. The microinverter use a two-stage topology, in which DC–DC converter is attached between the PV and inverter.

If the inverter uses a voltage source inverter (VSI) for the grid interface, the inverter must have buck-characteristic. If PV module delivers a voltage lesser than the peak value of the grid, the inverter must have boost characteristics and it

Fig. 9 Modes of operation of the proposed topology; **a** mode-I, **b** mode-II, **c** mode-III, **d** mode-IV

is achieved by the DC–DC converter. In this paper, modifed H6 topology is used for the grid interface. The power swinging between DC and AC side of the inverter is decoupled by the electrolytic capacitors.

3.2 Circuit Confguration

The inverter topology is proposed and the structure is modifed as shown in Fig. [7](#page-4-1). The modulation scheme and switching pulses are shown in Fig. [8.](#page-4-2) In proposed topology, the freewheeling path is provided by the additional switches and diodes. In Fig. [7,](#page-4-1) T1–T6 are the MOSFET switches, D1–D4 are freewheel diodes, L_a and L_b are the grid filter inductors.

3.3 Operating Principle of the Proposed Topology

The modes of operation are shown in Fig. [9](#page-4-3) and the working of the proposed PV grid-tied inverter is discussed in detail.

Mode I: During the positive cycle of the grid voltage, T1 and T4 are active. The grid current fows through $T1-L_a-L_b-T4$ and the grid will be charged with the input voltage. Detection of grid frequency and phase angle must be fast to get desired gate signal. The operation in mode-1 is shown in Fig. [9a](#page-4-3). The output voltage is expressed in Eq. 18.

$$
V_{AB} = + V_{dc}.
$$
 (18)

The CM voltage is given by Eq. [19,](#page-5-0)

$$
V_{\rm cm} = 0.5 (V_{\rm AN} + V_{\rm BN}) = 0.5 (V_{\rm dc} + 0) = 0.5 V_{\rm dc}.
$$
 (19)

Mode II During this mode, T1 and T4 are turned OFF. The freewheeling path is provided by switching ON T5 and the grid current flows through Grid^{-–}L_b–D2–T5–D3–L_a–Grid⁺ to maintain the inductor current. The grid and inverter are isolated during this mode of operation and the current fow is shown in Fig. [9b](#page-4-3). The output voltage is expressed in Eq. [20.](#page-5-1)

$$
V_{AB} = 0.\t(20)
$$

The CM voltage during this mode is derived, and it is presented in Eq. [21,](#page-5-2)

$$
V_{\rm cm} = 0.5(0.5V_{\rm dc} + 0.5V_{\rm dc}) = 0.5V_{\rm dc}.
$$
 (21)

Mode III During the negative cycle of the grid voltage, T2 and T3 are active. When T2 and T3 are ON, the grid current flows through $T3-L_b-L_a-T2$ and the grid will be charged with the negative input voltage. The operation in mode-1 is shown in Fig. [9c](#page-4-3). The output voltage is expressed in Eq. [22.](#page-5-3)

$$
V_{AB} = -V_{dc}.
$$
 (22)

Mode IV During this mode, T2 and T3 are turned OFF. The freewheeling path is provided by turning ON T6 and the grid current flows through Grid⁺–L_a–D1–T6–D4–L_b–Grid[–] to maintain the inductor current. The grid and inverter are

isolated during this mode of operation, and the current flow is shown in Fig. [9d](#page-4-3). The output voltage is expressed in Eq. [23.](#page-5-4)

$$
V_{AB} = 0.\t(23)
$$

During mode-III and mode-IV, the CM voltage is derived similar to mode-I and mode-II. MOSFETs and fast acting diodes provide the freewheeling path. To achieve zero voltage state, additionally, the diode bridge rectifer and the switch T5 and T6 is connected. The switches share the load during a positive and negative cycle of the grid voltage. It enables to select the heatsink with better thermal management. Therefore, long life and reliable performance are achieved by controlling the device operating temperature within the limits.

3.4 Reactive Power Control Capability

As per the international regulation, defnite reactive power should be handled by the grid-connected solar PV inverter because of the stability in grid voltage. According to the German standard VDE-AR-N-4105, the grid-connected solar PV inverter must deliver the power factor of 0.95 lagging to 0.95 leading, if the rating of the inverter is less than 3.68 kVA [\[11](#page-10-1)]. The phase shift will be there when the solar PV inverter absorbs or injects the reactive power into the grid. In the negative power region, the grid voltage and current are having opposite polarity so that PWM technique makes the inverter to draw the power in this region. In proposed topology, the extra switches T5–T6 and diodes D1–D4 will be activated during the phase shift between grid voltage and grid current. This operation is enough to inject the reactive power into the grid and maintains three level output voltage with the unipolar modulation scheme. So that, the leakage current is reduced and offers less harmonic distortion.

3.5 Control Strategy of the Grid Connected Inverter

The grid current is regulated as per the grid voltage and active power control. The control block diagram for the topology is shown in Fig. [10](#page-5-5). SPWM is implemented with constant

Fig. 10 Control block for the proposed topology

switching frequency which helps to design the digital flter easier. The phase-locked loop (PLL) estimates the phase angle, frequency and the reference current. The frequency and phase angle of the grid need to be detected at the fast rate for accurate generation of the reference signal. So, single phase PLL generates grid synchronous reference square wave signal. The orthogonal voltage is generated inbuilt, and it is fltered without any delay. In the control circuit, a current loop control is used and the PWM signals are generated by comparing the sine wave with the triangular carrier wave. Finally, the logic circuit splits the gate signals G1-G6 for the MOSFET switches.

3.6 Design of Grid Side Filter Elements

The inductor size and the inductor ripple current should be considered when selecting the grid flter inductor. Two identical values of inductors are used in the proposed topology. It has current ripple less than 10–20% of the rated output current. While selecting the inductor, the instant at which the current ripple reaches maximum need to be considered and it is given by the factor expressed in Eq. [24,](#page-6-1)

$$
\Delta I_{\text{factor}} = M \sin \omega t - M^2 \sin^2 \omega t, \qquad (24)
$$

where ω is angular frequency and M is represented as modulation index. The value of ΔI_{factor} for different modulation indices are given in [\[11](#page-10-1)] and for the proposed inverter ΔI_{factor} is selected as 0.25. So, the value of the output flter inductor is selected as per the Eq. [25.](#page-6-2)

$$
L = \frac{V_{dc} \Delta I_{factor}}{f_s \times \Delta i_L},
$$
\n(25)

where V_{dc} is the input voltage, Δi_L is the maximum ripple current, f_s is the switching frequency. The higher ripple reduces the inductor size and inductor loss but increases the conduction loss. By selecting the cutoff frequency, the output flter capacitor is calculated as per Eq. [26.](#page-6-3)

$$
C_o = \frac{1}{4\pi^2 f_c^2 L_a},\tag{26}
$$

where f_c is cutoff frequency and L_a is the filter inductor as per Eq. [25](#page-6-2). The grid voltage is constant for high switching frequency signal. The variation in the inductor current is given in Eq. [27](#page-6-4).

$$
\Delta i_{L} = \frac{(V_{dc} - V_{grid}) \times D \times T_{s}}{L_{a} + L_{b}},
$$
\n(27)

where D is the duty cycle, and V_{grid} is the grid voltage. For high switching frequency period, $V_{\text{grid}} = D \times V_{\text{dc}}$. When V_{grid} is equal to $V_{dc}/2$, the maximum inductor current is given in Eq. [28.](#page-6-5) Finally, the selected output flter must meet the condition which is given in Eq. [29.](#page-6-6)

$$
\Delta i_{\rm L}(\text{max}) = \frac{V_{\rm dc} \times T_s}{4(L_a + L_b)} \le 20\% \text{of } I_{\text{grid}},\tag{28}
$$

$$
L_{a} + L_{b} \ge \frac{0.25 \times V_{dc} \times T_{s}}{20\% \text{ of } I_{grid}}.
$$
 (29)

3.7 DC–DC Converter with MPPT

The various DC–DC converters topology is proposed and categorized as a buck, boost, buck-boost, CUK (Single Ended Primary Inductor Converter) SEPIC etc. SEPIC converter overcomes the problem in the conventional converter and it can also buck/boost the output voltage. SEPIC based non-isolated converter offers high performance due to the non-inverting output voltage, the converter proposed in [[14](#page-10-2)] is selected in this paper.

To extract the maximum PV power from the module, MPPT algorithms needed to be implemented on the converter. Many tracking algorithms are available, out of which Perturb and Observe (P&O) method, incremental conductance (IC) technique and constant voltage method are the classical methods to vary the duty cycle of the DC–DC converter [\[15](#page-10-3)]. The conventional IC algorithm is provided with suitable compensator and it delivers more efficiency than the technique. Finally, the classical IC algorithm with PID compensator is selected in this paper.

4 Simulation Results and Discussion

The software simulation on few H6 topologies is carried out to compare the overall performance with the proposed topology using MATLAB/Simulink software.

Table 2 Simulation parameters for the converter in [[14](#page-10-2)] and the proposed inverter topology

Stages	Parameters for simulation	Ratings	
Solar PV	Nominal PV voltage, V_{pv}	36 V	
	Parasitic capacitance, C_{pv}	5 nF	
Converter in $[14]$	MOSFET	100 V, 140 A	
	Fast recovery diodes	200 V, 8 A	
	Output capacitor	470 µF, 450 V	
	Switched capacitor	$10 \mu F$, 100 V	
	Coupled inductor $(1:1)$	$L_m = 22 \mu H$	
Proposed inverter topol-	Grid inductors, L_a and L_b	3.6 mH	
ogy	Grid side filter capacitor	$10 \mu F$, 450 V	
	DC bus capacitor, C_{dc}	470 µF, 450 V	
Grid interface	Grid voltage, V _{grid}	220 V	
	Grid frequency, F _{grid}	50 Hz	

Fig. 11 Simulation waveform of grid current (upper), leakage current (middle-I), CM voltage (middle-II), DM voltage (lower) for conventional inverter topology; **a** H6 transformerless inverter proposed in

[[7](#page-9-9)], **b** economic H6 topology proposed in [[11](#page-10-1)], **c** modifed H6 topology proposed in [[4](#page-9-3)]

Fig. 12 Simulation of the proposed topology; **a** grid current, leakage current, CM voltage and DM voltage, **b** FFT analysis

4.1 Simulation of the Conventional and Proposed PV Inverter Topology

4.1.1 Conventional Grid‑Tied Solar PV Inverter

The topologies discussed in [[4,](#page-9-3) [7,](#page-9-9) [11](#page-10-1)] are having good dynamic performance and these are considered for the comparison with the proposed inverters. The solar PV grid-tied inverters are powered by solar PV module through SEPIC converter as discussed. The simulation parameters are listed in Table [2.](#page-6-7) The grid current, leakage current, CM voltage and diferential mode voltage for the conventional inverters are shown in Fig. [11.](#page-7-0) Comparatively, the inverter proposed in [\[11](#page-10-1)] is having good diferential mode (DM) characteristics with less ripple in grid current. The modulation scheme for all the topologies is semi-unipolar so that the leakage current is not acceptable according to the standard. To reduce the ripple current, large size flter needs to be used which will increase the loss further and afects the dynamic performance of the inverter.

Fig. 13 Experimental setup of the proposed inverter system

The grid current of all the topologies is almost sinusoidal but Fig. [11a](#page-7-0) has distortion during negative power region, Fig. [11](#page-7-0)b has distortion during both the positive and negative power region and Fig. [11c](#page-7-0) has small distortion during positive power region. This distortion is due to the zero voltage vectors are not achieved during the positive and negative power region.

Fig. 14 Front-end DC–DC converter output waveform

Fig. 15 Proposed inverter output waveform-I

4.1.2 Proposed Grid‑Tied Solar PV Microinverter

The voltage sensor senses the grid voltage, and it is given to the single-phase PLL to generate a unity sine wave, and it is in phase with the grid voltage. The single-phase PLL also estimates the frequency and phase angle of the grid system to produce the reference grid current. The PID controller is designed and tuned to control the output current, and it ensures that the inductor current tracks the reference current. The PID controller output is multiplied with a unit sine wave and sent to the comparator. The comparator compares the given sine wave with a carrier wave and generates the gate signals for all the switches. The simulation waveform and FFT analysis of the proposed microinverter are shown in Fig. [12](#page-7-1).

The proposed topology has three level output voltage with good DM characteristics and less ripple in grid current. As a result, the flter size reduced. From Fig. [12a](#page-7-1), the grid current doesn't have any distortion in both positive and negative power region because of proper achievement of zero voltage vectors.

Fig. 16 Proposed inverter output waveform-II

Fig. 17 Ground leakage current and THD_i comparison

Fig. 18 Efficiency graph

From Fig. [12a](#page-7-1), it is clear that CM voltage is maintained constant when the inverter injects the reactive power to the grid.

5 Experiment Results

The experimental prototype is shown in Fig. [13](#page-7-2). The prototype is designed for 150 W and the experimental test was carried out. The input voltage to the proposed inverter is derived from the converter in [\[14\]](#page-10-2) is $V_{dc} = 320$ V and

Parameters	$H6$ in [7]	$H6$ in $[4]$	H ₆ in $[11]$	Proposed Topology
PWM scheme	Unipolar	Unipolar	Semi-unipolar	Unipolar
$Ileakage$ in mA	15.5	19.6	26	12.2
THD _i %	10.2	1.7	8.63	6.66
CM Voltage in V	200 (slight variation)	200 (with spikes)	100 (more variation)	≈ 100 (almost constant)
DM characteristics	Good	Good	Moderate	Good
Safety	Less safe	Less safe	Less safe	Safe

Table 3 Performance comparison among the conventional and proposed topology

inverter is designed to deliver the output voltage V_{grid} $(rms) = 220$ V. The converter delivers 320 V at 60% of the duty cycle. The output voltage and output current waveform of the DC–DC converter is shown in Fig. [14](#page-8-1), when the converter supplies its power to the proposed grid-tied inverter. The output frequency of the non-isolated inverter is 50 Hz and the input and output capacitor for the inverter is 470 μ F, 450 V and 10 μ F, 450 V (electrolytic) respectively and the filter inductor L_a and L_b are equal to 3 mH.

The AC source is taken as the grid for the experimental test in the laboratory. The voltage between the points A&B and DC bus negative terminal (V_{AN} and V_{BN}) with the unipolar modulation scheme is shown in Fig. [15](#page-8-2) which gives three level output voltage. From the waveform, it is observed that the proposed inverter has unipolar modulation scheme characteristics. In Fig. [15](#page-8-2) (refer to CH1), CM voltage is maintained almost constant. Therefore, the inverter delivers minimal ground leakage current.

In the simulation result shown in Fig. [12,](#page-7-1) while the grid current reaches zero, there is a spike occurs in CM voltage. Since the voltages V_{AN} and V_{BN} are not clamped to half of the SEPIC converter voltage during discontinuous mode, the CM voltage is changed. The inverter voltage, grid voltage and grid current waveforms are shown in Fig. [16](#page-8-3). Since the DM voltage signal is a low-frequency signal, it delivers less leakage current.

From the laboratory test results, it can be concluded that the proposed topology reduces the ripple in grid current, leakage current and maintains the CM voltage almost constant and it can be seen in Fig. [17.](#page-8-4) In addition to less leakage current, the efficiency of the proposed inverter topology is higher than the conventional inverter. The inverter reaches the maximum efficiency of around 98% during $50-120$ W as seen in Fig. [18](#page-8-5). The performance comparison among conventional topology and proposed topology is given in Table [3](#page-9-10).

6 Conclusion

The new topology for the solar PV based grid-tied single phase microinverter is proposed in this paper. This topology overcomes the drawbacks of conventional topologies

regarding the leakage current and the efficiency. The ground leakage current is less by maintaining the CM voltage almost constant. The DM characteristics of the topology are good since the inverter and solar PV module is fully isolated during the freewheeling period. Since two switches are involved during the freewheeling period, the switching losses and conduction losses are less. The voltage stress on the switching device is also reduced because the blocking voltage across the switch is half of the input DC voltage. As per the standard DIN VDE 0126-1-1, the inverter circulates ground leakage current less than 35 mA. So, the proposed inverter is best suitable for the grid-tied microinverter rating less than 200 W.

References

- 1. Premkumar M, Jeevanantham R, Kumar SMV (2014) Single phase module integrated converter topology for microgrid network. Int J Innov Res Electr Electron Instrum Control Eng 2(3):1322–1325
- 2. Bisht P, Srivastava H (2016) Micro inverter market by type, connection (standalone, grid-connected)—global opportunity analysis and industry forecast, 2014–2022. Allied Market Research, pp 25–69
- 3. Gerardo VG, Raymundo MRP, Miguel SZJ (2015) High efficiency single-phase transformer-less inverter for photovoltaic applications. Ingenieria Investigacion y Tecnologia 16(2):173–184
- 4. Schimpf F, Norum LE (2008) Grid connected converters for photovoltaic, state of the art, ideas for improvement of transformerless inverters. In: Proceedings of NWPIE, pp 819–824
- 5. Du D, Hao R, Li H, Zheng TQ (2014) A novel H6 topology and its modulation strategy for transformerless photovoltaic gridconnected inverters. In: Proceedings of ECPEA, pp 01–08
- 6. Ji B, Wang J, Hong F, Huang S (2015) A family of non-isolated photovoltaic grid connected inverters without leakage current issues. J Power Electron 15(4):920–928
- 7. San G, Qi H, Guo X (2012) A novel single-phase transformerless inverter for grid-connected photovoltaic systems. Prz Elektrotech 12(12a):251–254
- 8. Kurmaiah A, AnilKumar S (2013) Comparison of high efficiency with diferent topology transformerless photovoltaic power converters. Int J Eng Res Appl 3(6):723–729
- 9. Salmi T, Bouzguenda M, Gastli A, Masmoudi A (2012) Transformerless microinverter for photovoltaic systems. Int J Energy Environ 3(4):639–650
- 10. Islam M, Mekhilef S, Hasan M (2015) Single phase transformerless inverter topologies for grid-tied photovoltaic system: a review. Renew Sustain Energy Rev 45:69–86
- 11. Islam M, Mekhilef S (2015) H6-type transformerless single-phase inverter for grid tied photovoltaic system. IET Power Electron 8(4):636–644
- 12. John Sundar D, Senthil Kumaran M (2016) Common mode behavior in grid connected DC and AC decoupled PV inverter topologies. Arch Electr Eng 65(3):481–493
- 13. PradeepKumar VVS, Fernandes BG (2017) A fault-tolerant single-phase grid-connected inverter topology with enhanced reliability for solar PV applications. IEEE J Emerg Select Topics Power Electron 5(3):1254–1262
- 14. Premkumar M, Sumithira TR (2018) Design and implementation of new topology for non-isolated DC–DC microconverter with efective clamping circuit. J Circuits Syst Comput **(Early Access)**
- 15. Mantilla M, Quinones G, Castellanos C, Petit J, Orddonez G (2014) Analysis of maximum power point tracking algorithms in DC–DC boost converters for grid-tied photovoltaic systems. In: Proceedings of IEEE IES, pp 1971–1976

T. R. Sumithira received her B.E. degree in Electrical and Electronics Engineering from Institute of Road and Transport Technology, Erode, India, in 2002, and her M.E. degree in Power Systems from PSG College of Technology, Coimbatore, India, in 2004, and her Ph.D. degree in Electrical Engineering from Anna University, Chennai, India, in 2013. She is currently working as Assistant Professor at Government College of Engineering, Salem, India. Her current research interests include

power systems, matrix converter, and single-phase off-grid inverters.

M. Premkumar was born in Coimbatore, India. He received his B.E. degree in Electrical and Electronics Engineering from Sri Ramakrishna Institute of Technology, Coimbatore, India, in 2004 and his M.E. degree in Applied Electronics from Anna University of Technology, Coimbatore, India, in 2010. Currently, he is working towards his Ph.D. He is currently working as an Assistant Professor at GMR Institute of Technology, Rajam, India. His current research interests include microinverters, non-

isolated and isolated DC–DC converters/inverters, and solar PV MPPT techniques.