REGULAR PAPER

Improved parallel matrix multiplication using Strassen and Urdhvatiryagbhyam method

Y.R. Annie Bessant $^1\cdot$ **J. Grace Jency** $^2\cdot$ **K. Martin Sagayam** $^3\cdot$ **A. Amir Anton Jone** $^3\cdot$ **Digvijay Pandey** 4 \bullet \cdot **Binay Kumar Pandey5**

Received: 7 June 2022 / Accepted: 24 April 2023 / Published online: 24 May 2023 © China Computer Federation (CCF) 2023

Abstract

The current milieu, encourages rapid growth of wireless communication, multimedia applications, robotics and graphics to have efficient utilization of resources with high throughput and low power digital signal processing (DSP) systems. In an aggregate DSP system ranging from audio/video signal processing to wireless sensor networks, foating point matrix multiplication is used in wide scale in most of the fundamental processing units. Hardware implementation of foating-point matrix multiplication demands a colossal number of arithmetic operations that alter speed and consuming more area and power. DSP systems essentially uses two techniques to reduce dynamic power consumption:—they are pipelining and parallel processing that needs high performance processing element with less area and low power in diverse scientifc computing applications. However, number of adders and multipliers used in the design of foating-point unit also increases subsequently. The adders and multipliers are the most area, delay and power consuming data path elements in the processing unit. The arithmetic level reduction of delay, power and area in the processing element is performed by the selection of appropriate adders and multipliers. This article proposes a parallel multiplication architecture using Strassen and UrdhvaTiryagbhyam multiplier, which involves design of efficient parallel matrix multiplication with flexible implementation of FPGA (Field Programmable Gate Array) device to analyse the computation and area. The design incorporates scheduling of blocks, operations on processing elements, block size determination, parallelization and double bufering for storage of matrix elements.

Keywords Floating point · Double precision · Pipelining · Block matrix multiplication · Parallel processing

1 Introduction

Floating point matrix multiplication is a building block for many linear algebra kernels (Zhou and Prassana [2008](#page-12-0)). Multiplication is a complex arithmetic operation which is reflected in its relatively high power dissipation, high

 \boxtimes Digvijay Pandey Digit11011989@gmail.com

> Y. R. Annie Bessant annieben08@gmail.com

J. Grace Jency gracejency.ece@gmail.com

K. Martin Sagayam martinsagayam.k@gmail.com

A. Amir Anton Jone amiranton8787@gmail.com

Binay Kumar Pandey binaydece@gmail.com signal propagational delay, and large area requirement. Hence an efficient multiplier design has become a significant part in VLSI (Very Large Scale Integration) system design (Chetan et al. [2020](#page-11-0); Singh and Tarunkumar [2015](#page-12-1)). The overall performance of the processing system is determined by the performance of the multiplier. By

- ¹ Department of Electronics and Communication Engineering, St. Xavier's Catholic College of Engineering, Nagercoil, Tamilnadu, India
- ² GEMS Educational Institutions, SBTE, Patna, India
- ³ Department of ECE, Karunya Institute of Technology and Sciences, Coimbatore, India
- ⁴ Department of Technical Education, IET, Dr. A.P.J. Abdul Kalam Technical University, Govt. of U.P, Lucknow, Uttar Pradesh, India
- ⁵ Department of Information Technology, College of Technology, Govind Ballabh Pant University of Agriculture and Technology, Pantnagar, Uttarakhand, India

using an efficient architecture for floating point matrix multiplication improves the computation complexity of the system (Sonawane et al. [2009\)](#page-12-2). Multipliers are the elemental processing elements hardly in all DSP systems (Palacios et al. [1992](#page-12-3)) from multimedia (Kalaiselvi [2010\)](#page-11-1) to high-speed wireless communication systems (Shen and Chen [2008\)](#page-12-4). Implementations of high performance matrix operations are required in many complex algorithms in video processing applications (Kang [2007\)](#page-11-2), image (Prabhune et al. [2017\)](#page-12-5) and digital signal processing (Qasim et al. [2010\)](#page-12-6). Based on the computational applications and performance of the system, many algorithms have been designed for matrix multiplication (Thabet and Al-Ghuribi [2012](#page-12-7)). Though there are two techniques to reduce dynamic power consumption wherein, pipelining technique reduces critical path delay and parallel processing technique replicates the hardware components to increase the performance (Li and Pan [2001](#page-11-3)).There has been wide work for matrix multiplication on parallel algorithms. Two classical algorithms Cannon's (Cannon [1969\)](#page-11-4) and Fox's (Fox and Otto [1987](#page-11-5)) are designed in which, each processor holds consecutive blocks of data based on a square processor grid with a block data distribution. input matrices are partitioned into square blocks. All sub blocks are processed by rolling and step upward procedure (Amrutha et al. [2015](#page-11-6)). The blocks on one processor are either broad cast to the other processor or transferred to its adjacent processors in the same row throughout the iteration (Sajish et al. [2005](#page-12-8)). Blocking refers to the partitioning the matrices into smaller sub matrices. The design decision includes schedules operations, determining block sizes and determining which operations are performed in parallel (Khayyat and Manjikian [2014\)](#page-11-7). Parallel universal matrix multiplication algorithm (PUMMA) which provides two-dimensional block cyclic data decomposition for Fox's algorithm (Choi et al. [1994\)](#page-11-8). Distribution–Independent Matrix Multiplication Algorithm (DIMMA) (Choi [1997\)](#page-11-9) combines pipeline communication and LCM block concept to achieve the maximum performance and the Scalable Universal Matrix Multiplication Algorithm (SUMMA) for distributed memory concurrent computers (Geijn and Watts [1998a](#page-11-10)). The blocks are broadcast based on flexible broadcast- multiply- roll algorithm; the computation and communication on the processor are overlapped. Cache-based architecture (Matam et al. [2013\)](#page-11-11) and Dynamic Random Access Memory (DRAM) model (Matam and Prasanna [2013\)](#page-11-12) improve the performance with respect to Energy \times Area \times Time (EAT). A parallelized sequential algorithm on a linear array of processors, which supports massive volume of data transfer on a pipeline optical bus (Li and Pan [2001\)](#page-11-3).In rank-1 update algorithm, the sub block of matrices are obtained by multiplying two panels of matrices and handle arbitrary sizes matrices (Kumar et al. [2010\)](#page-11-13).A brief discussion on various techniques and its implementation to improve the performance in block matrix multiplication is shown in Table [1](#page-2-0)

Concisely, it is observed that the execution time and area are two impediments that are to be looked out to enhance the overall performance of the system. The main aim of this work is to form a novel architecture for foating point matrix multiplication known as block matrix multiplication based on Strassen and UrdhvaTiryagbhyam multiplier using parallel processing. In the above said technique, the computation unit reads its inputs to perform the matrix block multiplication and writes its output to the memory. The block multiplication is executed in the computation unit where the parallelism is implemented. Scheduling assigns multiple arithmetic operations to the processing unit over a same time slot. The system efficiency is augmented by reusing the data for the ensuing operation.

In this paper, an improved algorithm for block matrix multiplication is developed to reduce the area. For this a fusion of Strassen and UrdhvaTiryagbhyam multiplier is used through parallel processing. The Parameters such area, delay, PEs, GFLOPs, LUTs, computation time, slices, IOBs and frequency have been studied using Xilinx 13.5 simulating tool and implemented in virtex-5 FPGA.

1.1 Conventional method

The standard method to achieve matrix multiplication involves $O(N^3)$ arithmetic operation. In 1969, Volker Strassen proposed matrix multiplication algorithm based on divide and conquer approach, which divides the matrices into sub matrices of equal size (Strassen [1969\)](#page-12-9). Howbeit, it is faster than classical matrix multiplication scheme but necessitates fewer multiplication of matrix elements. A 2×2 matrix multiplication requires solely '7' multiplications and '18' additions or subtraction in lieu of '8' multiplications and '4' additions to have in the classical method. The algorithm is applied recursively for large matrices on four blocks at a time, yielding a complexity of O ($N^{log_2 7}$) ~ O ($N^{2.81}$) which serves as a main algorithm to break the N^3 barrier.

Let X and Y be two input matrices of size 4×4 with 'Z' as the output matrix of dimension 4×4 . Matrix X is divided into sub matrices X_0 , X_1 , X_2 and X_3 of dimension 2×2 and matrix Y is divided into sub-matrices Y₀, Y₁, Y₂ and Y_3 of size 2×2. Let the product matrix be subdivided into Z_0 , Z_1 , Z_2 and Z_3 of dimension 2×2 .

Table 1 Detailed literature survey on block matrix multiplication

$$
X = \begin{pmatrix} X_{11} & X_{12} & X_{13} & X_{14} \\ X_{21} & X_{22} & X_{23} & X_{24} \\ X_{31} & X_{32} & X_{33} & X_{34} \\ X_{41} & X_{42} & X_{43} & X_{44} \end{pmatrix} Y = \begin{pmatrix} Y_{11} & Y_{12} & Y_{13} & Y_{14} \\ Y_{21} & Y_{22} & Y_{23} & Y_{24} \\ Y_{31} & Y_{32} & Y_{33} & Y_{34} \\ Y_{41} & Y_{42} & Y_{43} & Y_{44} \end{pmatrix}^{T}
$$

$$
Z = \begin{pmatrix} Z_{11} & Z_{12} & Z_{13} & Z_{14} \\ Z_{21} & Z_{22} & Z_{23} & Z_{24} \\ Z_{31} & Z_{32} & Z_{33} & Z_{34} \\ Z_{41} & Z_{42} & Z_{43} & Z_{44} \end{pmatrix}
$$

Using Strassen algorithm, the above matrix is divided into sub matrices as follows:

$$
X = \begin{pmatrix} X_0 & X_1 \\ X_2 & X_3 \end{pmatrix} ; Y = \begin{pmatrix} Y_0 & Y_1 \\ Y_2 & Y_3 \end{pmatrix} \text{ and } Z = \begin{pmatrix} Z_0 & Z_1 \\ Z_2 & Z_3 \end{pmatrix}
$$

$$
\begin{pmatrix} X_0 & X_1 \\ X_2 & X_3 \end{pmatrix} \times \begin{pmatrix} Y_0 & Y_1 \\ Y_2 & Y_3 \end{pmatrix} = \begin{pmatrix} X_0 Y_0 + X_1 Y_2 & X_0 Y_1 + X_1 Y_3 \\ X_2 Y_0 + X_3 Y_2 & X_2 Y_1 + X_3 Y_3 \end{pmatrix}
$$

$$
Z_0 = X_0.Y_0 + X_1.Y_2
$$

\n
$$
Z_1 = X_0.Y_1 + X_1.Y_3
$$

\n
$$
Z_2 = X_2.Y_0 + X_3.Y_2
$$

\n
$$
Z_3 = X_2.Y_1 + X_3.Y_3
$$
\n(1)

where
$$
X_0 = \begin{pmatrix} X_{11} & X_{12} \\ X_{21} & X_{22} \end{pmatrix}
$$
; $Y_0 = \begin{pmatrix} Y_{11} & Y_{12} \\ Y_{21} & Y_{22} \end{pmatrix}$ and Z_0
\n
$$
= \begin{pmatrix} Z_{11} & Z_{12} \\ Z_{21} & Z_{22} \end{pmatrix}
$$
\n
$$
X_1 = \begin{pmatrix} X_{13} & X_{14} \\ X_{23} & X_{24} \end{pmatrix}
$$
; $Y_1 = \begin{pmatrix} Y_{13} & Y_{14} \\ Y_{23} & Y_{24} \end{pmatrix}$ and Z_1
\n
$$
= \begin{pmatrix} Z_{13} & Z_{14} \\ Z_{23} & Z_{24} \end{pmatrix}
$$

$$
X_2 = \begin{pmatrix} X_{31} & X_{32} \\ X_{41} & X_{42} \end{pmatrix}; \quad Y_2 = \begin{pmatrix} Y_{31} & Y_{32} \\ Y_{41} & Y_{42} \end{pmatrix} \text{ and } Z_2
$$

=
$$
\begin{pmatrix} Z_{13} & Z_{14} \end{pmatrix}
$$

$$
= \begin{pmatrix} Z_{13} & Z_{14} \\ Z_{23} & Z_{24} \end{pmatrix}
$$

\n
$$
X_3 = \begin{pmatrix} X_{33} & X_{34} \\ X_{43} & X_{44} \end{pmatrix}; \quad Y_3 = \begin{pmatrix} Y_{33} & Y_{34} \\ Y_{43} & Y_{44} \end{pmatrix} \text{ and } Z_3
$$

\n
$$
= \begin{pmatrix} Z_{33} & Z_{34} \\ Z_{43} & Z_{44} \end{pmatrix}
$$

Consider that the partial product matrix P is obtained as, from Eq. (1) (1) (1)

P = X₀. Y₀, where P =
$$
\begin{pmatrix} P_{11} & P_{12} \\ P_{21} & P_{22} \end{pmatrix}
$$
i.e. $\begin{pmatrix} P_{11} & P_{12} \\ P_{21} & P_{22} \end{pmatrix}$ =
 $\begin{pmatrix} X_{11} & X_{12} \\ X_{21} & X_{22} \end{pmatrix} \cdot \begin{pmatrix} Y_{11} & Y_{12} \\ Y_{21} & Y_{22} \end{pmatrix}$

The partial products are generated using Eq. ([2](#page-3-1))

$$
P_1 = (X_{11} + X_{22}).(Y_{11} + Y_{22})
$$

\n
$$
P_2 = (X_{21} + X_{22}).Y_{11}
$$

\n
$$
P_3 = X_{11}.(Y_{12} - Y_{22})
$$

\n
$$
P_4 = X_{22}.(Y_{21} - Y_{11})
$$

\n
$$
P_5 = (X_{11} + X_{12}).Y_{22}
$$

\n
$$
P_6 = (X_{21} - X_{11}).(Y_{11} + Y_{12})
$$

\n
$$
P_7 = (X_{12} - X_{22}).(Y_{21} + Y_{22})
$$
\n(2)

Final matrix multiplication products are obtained as follow using Eq. (2) (2)

$$
P_{11} = P_1 + P_4 - P_5 + P_7
$$

\n
$$
P_{12} = P_3 + P_5
$$

\n
$$
P_{21} = P_2 + P_4
$$

\n
$$
P_{22} = P_1 - P_2 + P_3 + P_6
$$
\n(3)

From Eq. ([2\)](#page-3-1) its observed, to compute the result for a second- order matrix, Strassen's algorithm needs only '7' multiplication tasks, at the same time the conventional algorithm comprises '8' multiplications.

According to Strassen algorithm for a nth order matrix, the number of multiplications required is given by,

$$
P(n) = 7P\left(\frac{n}{2}\right) \tag{4}
$$

where '7' is the number of multiplication operation and $P\left(\frac{n}{2}\right)$ 2) is the multiplication function of sub matrices of dimension $\frac{n}{2} \times \frac{n}{2}$

The time complexity of Strassen algorithm is represented as

$$
T(n) = 7P\left(\frac{n}{2}\right) + mn^2 \text{for } n \ge 2
$$
\n⁽⁵⁾

Adding matrix, yields n^2 steps, where c is a fixed constant value. By applying Masters Theorem Eq. ([5\)](#page-3-2) it is rewritten as,

$$
T(n) = O\big(7^{\log_{2n}}\big) = O\big(n^{\log_{27}}\big) = O(n^{2.81})\tag{6}
$$

The time complexity of Strassen algorithm is O $(n^{2.81})$, which is better than conventional algorithm. For a common method to work out the product of '2' 2×2 matrices, it takes '8' multiplication process. The time complexity of nth order matrix is given as,

$$
O\big(n^{\log_{28}}\big) = O(n^3) \tag{7}
$$

1.2 UrdhvaTiryagbhyam method

The word "Vedic" is imitated from the word "Veda" which means the store house of all knowledge (Jagadguru Swami Sri Bharati KrsnaTirthaji Maharaja [1985](#page-11-17)). Application of sutras saves lot of time and efort in solving problems,

Fig. 1 Line diagram for 6-bit Urdhva Tiryagbhyam Multiplication

compared to the formal method.The utmost signifcant and multifaceted portion in the foating point multiplication is mantissa multiplication. Compared to addition operation multiplication requires more time. It consumes more area and time as the number of bits increases. In terms of area and delay UrdhvaTiryagbhyam algorithm is the best algorithm for binary multiplication. The partial products generated are added in ripple fashion using carry save adder. This reduces the delay with minimal increase in hardware. In this algorithm the number of steps required for multiplication is reduced and hence the speed of multiplication is increased. Figure [1](#page-4-0) illustrates the steps for computing the product of two 6-bit numbers using UrdhvaTiryagbhyam algorithm. The two inputs are $x_5x_4x_3x_2x_1x_0$ and $y_5y_4y_3y_2y_1y_0$ and the products are $z_{10}z_9z_8z_7z_6z_5z_4z_3z_2z_1z_0$. The temporary partial products are $t_0t_1t_2t_3t_4t_5t_6t_7t_8t_9$.

All the partial products are generated in parallel and the delay accompanying is generally the time engaged by the carry to broadcast through the adders which forms the multiplication arrays. Carry save adder is used to add the partial products from t_2 to t_7 , since more than two operands in adders are there. While adding, the fnal product is obtained by adding the partial products in Eq. ([8\)](#page-5-0) as follows.

The partial products are obtained as follow

(8) Step 1 : $t_0 = x_0y_0$ Step 2 : $t_1 = x_0y_1 + x_1y_0$ Step 3 : $t_2 = x_0y_2 + x_2y_0 + x_1y_1$ Step 4 : $t_3 = x_0y_3 + x_3y_0 + x_2y_1 + x_1y_2$ Step 5 : $t_4 = x_0y_4 + x_4y_0 + x_3y_1 + x_1y_3 + x_2y_2$ Step 6 : $t_5 = x_0y_5 + x_5y_0 + x_4y_1 + x_1y_4 + x_2y_3 + x_3y_2$ Step 7 : $t_6 = x_1y_5 + x_2y_4 + x_{43}y_3 + x_4y_2 + x_5y_1$ Step 8 : $t_7 = x_2y_5 + x_5y_2 + x_3y_4 + x_4y_3$ Step 9 : $t_8 = x_3y_5 + x_5y_3 + x_4y_4$ Step 10 : $t_9 = x_5y_4 + x_4y_5$ Step 11 : $t_{10} = x_5y_5$ \mathbf{I} \mathbf{I} \mathbf{I} \mathbf{I} \mathbf{I} \mathbf{I} $\big\}$ \mathbf{f} \mathbf{I} \mathbf{I} \mathbf{I} \mathbf{I} \mathbf{I} $\frac{1}{2}$ $\frac{1}{\sqrt{2}}$

The output product is generated by adding the partial product with the generated carry in the previous steps using the following equation.

$$
Z_{0} = t_{0}
$$

\n
$$
Z_{1} = Sum (t_{1})
$$

\n
$$
Z_{2} = Sum (t_{2}) + C_{0} \text{ (generated in adding } Z_{1} \text{ or previous carry)}
$$

\n
$$
Z_{3} = Sum (t_{3}) + C_{1} \text{ (generated in adding } Z_{2} \text{ or previous carry)}
$$

\n
$$
Z_{4} = Sum (t_{4}) + C_{2}
$$

\n
$$
Z_{5} = Sum (t_{5}) + C_{3}
$$

\n
$$
Z_{6} = Sum (t_{6}) + C_{4}
$$

\n
$$
Z_{7} = Sum (t_{7}) + C_{5}
$$

\n
$$
Z_{8} = Sum (t_{8}) + C_{6}
$$

\n
$$
Z_{9} = Sum (t_{9}) + C_{7}
$$

\n
$$
Z_{10} = Sum (t_{10}) + C_{8}
$$

\n
$$
Z_{11} = C_{9}
$$

\n(9)

where t_0, t_1, \ldots, t_9 be the partial products in Eq. (8) (8) , c_0 , c_1 ……..., c_9 are the carry generated while adding the partial products. Let c_0 be the carry generated from t_0 , c_1 be the carry generated by adding t_1 and c_1 and so on

2 Implementation

2.1 Proposed method

The proposed parallel matrix multiplication architecture aims to achieve significant performance by reusing the on-chip memory data. The computation is divided into blocks, and several arithmetic units execute discrete operations within each block in parallel. The Strassen algorithm is applied to divide the input matrices into sub blocks and

Matrix X Matrix Y Input -Output Address Input Buffer Generator Divide X and Y into submatrices using strassen algorithm Control Processing Element Logic $+ Z_{\text{out}}$ Output Buffer

Fig. 2 Block diagram of the proposed Strassen based Method

the multiplication is performed using Urdhva Tiryagbhyam multiplier and the execution unit executes the MAC operations in parallel. The study includes the utilization of storage memory and the methods for processing in blocking and scheduling. The block diagram for the proposed method is shown in Fig. [2](#page-5-1).

The elements of the input matrices 'X' and 'Y' are stored within the input buffer. Strassen matrix multiplication algorithm, divides Matrix X into sub block X_0 , X_1 , X_2 , X_3 of dimension 2×2 and Matrix Y into sub block Y_0 , Y_1 , Y_2 , Y_3 of dimension 2×2. and the resultant Matrix Z. The sub blocks of the resultant matrix are Z_0 , Z_1 , Z_2 , Z_3 with the size 2×2 . The values of Z_0 , Z_1 , Z_2 , Z_3 are calculated by applying Eq. ([1\)](#page-3-0). The sequence of scheduling is achieved as follows, the computation of matrix multiplication is parallelized by means of multiple processing elements to execute each block multiplication. The processing element comprises of pipelined arithmetic units with a foating point Urdhva Tiryagbhyam multiplier and an adder. The sub blocks transfer to the processing element blocks internal buffer and the results are stored in the output buffers. They are constructed using the device memory accessible in the FPGA. Nevertheless, the control logic generates control signal for data transaction with storage device and processing element. In reference the signal received from the control logic the input –output address generator generates the address for the input and output data.

(i) *Parallelization algorithm*

 The processing elements in Fig. [2](#page-5-1) perform the operations based on parallelization algorithm. A

pipelined processing unit comprises of a foatingpoint adder and a multiplier. To perform block multiplication, the matrix multiplication is parallelized using several arithmetic units. The process involves computing 'nmr' multiplication with 'nr' sets of 'm' addition that add 'm' products to the actual values in the Z block. Figure 3 individual cell is a product, and the highlighted values are elements of sole sum.

 Parallelism is performed at various levels; each matrix multiplication is accelerated by parallelizing each block which in turn increases the system throughput. Several matrices or blocks multiples abruptly on the same chip decreasing the utilization of memory. The three block sizes in matrices X, Y, Z are calculated as three dimensions of parallelism, as parallelism is achieved as individual. Parallelizing over '*n'* includes operating on rows of matrices X and Z one by one in parallel. Parallelizing over '*r'* includes operating on columns of matrices Y and Z independently in parallel. Parallelizing over '*m'* includes running columns of 'X' matrix with row of matrix 'Y', and matrix Z in standalone.

 To achieve parallelism along each dimension the block data allots uniform dimension over various processing units. If u1, u2 and u3 are blocks with dimension *n, m and r* respectively, then the parallelism $p = u/u2u3$. Each block of matrix X is partitioned along the dimension $n/u \ge m/u^2$ resulting in *u1u2* partition. Similarly block of matrix Y is partitioned along the dimension $m/u^2 \times r/u^3$ resulting in *u2u3* partition and u1u3 partitions of dimension $n/uI \times r/u3$ for block of matrix Z. Each partition of X and Y block is linked to '*u3*' and '*u1'* multiply add units respectively. For the Z block, the partition is obtained by adding outputs of *'u2'*tomultiply add unit.

(ii) *Scheduling*

 Scheduling denotes the way in which the multiplication and addition operations are performed. Matrix multiplication involves *nmr* multiplication and addition. In a single time slot, when a schedule assigns multiple arithmetic operations, it is a parallel schedule. In linear algebra three vector operations such as inner product, the middle product and the outer product are used to implement matrix multiplication. The proposed work processes the outer product which is obtained by multiplying the column element of matrix X by the row element of matrix Y. Each outer product of a column element and a row element produces the fnal value of the entire Z matrix. In two ways the outer product schedule are implemented. In the frst case, the column major matrix X elements **Fig. 3** Block multiplication scheming and **are reused** and to produce a complete layer of matrix

Z by multiplying each elements of a given column by the same row of matrix Y. In the second case, matrix Y elements are reused in a row major order, where every given row elements are multiplied by the similar column matrix X elements to produce a fnal value of matrix Z. In both the cases, the schedule reuses the column of matrix X elements, row of matrix Y elements and entire matrix Z elements.

 In matrix multiplication, column and row element multiplications are independent but addition depends on multiplication and other addition process, the update form of matrix multiplication is given below.

$$
z_{ij} = \sum_{k=1}^{M} x_{ik} y_{kj} + z_{ij}
$$
 (10)

Computing an element z_{ij} of matrix Z requires adding M products to the initial value of z_{ij} . Accumulating the sum of $M+1$ numbers involves M interdependent additions. In pipelining operations, Read After Write (RAW) data hazards occur when using the same pipelined adder to accomplish two inter dependent additions i.e., the value is read earlier it has been written. To prevent data hazards the interdependent tasks must be separated by more clock cycles. In matrix multiplication, add-after-multiply and add-after-add are the two data dependencies. By enforcing the following measure the data hazards can be prevented.

(i) Create a long multiply add pipeline by performing addition after the multiplication. (ii) Ensure that at appropriate cycle, when the product reaches the adder, the second operand to addition is provided.

> The above measures confrm that the two operations are provided with enough clock cycles for the frst operation of multiplication to complete, thus avoids data hazard.

(iii) *Block size*

 Three parameters that defne the block size are *n, m, and r.* For larger blocks, during each compute phase it takes longer time to transfer. Moreover, the number of computation in compute phase is also afected by the shape of the blocks, which may be square or rectangle. For a matrix multiplication computation, the number of multiply add operations is given by

Number of multiply add operations =
$$
nmr
$$
 (11)

 Block dimensions can be optimized to reduce the data transfer time by reducing the transfer rate. The optimizations result in the following constraints.

$$
nm + mr + nr \le S \tag{12}
$$

where $n \geq 1$, $m \geq 1$, $r \geq 1$ and S be the used on-chip memory.

 Each compute phase execute one block multiplication, which include *nmr* scalar multiplication and additions. Thus, the function to maximize the number of multiply add operations per compute phase is given by

$$
f(n, m, r) = nmr \tag{13}
$$

 If the blocks are of equal size, maximizing the function f result in

$$
n = m = r = \sqrt{\frac{S}{3}}
$$
 (14)

 The total number of elements transfer for reusing block of matrix X is given by

$$
f_X(n,m,r) = NM + \frac{NMR}{n} + \frac{2NMR}{m}
$$
\n(15)

 The frst term, NM represents the number of transfer for matrix X. Each block is transferred and reused exactly once. So the amount of elements is equal to the amount of data transfer. The number of transfer for matrix Y elements is given in the second term. A block of matrix Y has *mr* elements. There are *R/r*× *M/m* blocks in matrix Y. Each block is transferred and multiplied *N/n* times in a column of matrix X. Hence the number of transfers of matrix Y elements is

$$
mr \times \frac{R}{r} \times \frac{M}{m} \times \frac{N}{n} = \frac{NMR}{n}
$$
 (16)

The third term in Eq. (13) is the number of transfer of matrix Y elements. A block of matrix Z has *nr* elements and $N/n \times R/r$ blocks. Each block is transferred twice and updated *M/m* times. Hence the number of transfers of matrix Y elements is

$$
nr \times \frac{N}{n} \times \frac{R}{r} \times \frac{M}{m} \times 2 = \frac{2NMR}{m}
$$
 (17)

 The total number of elements transfer for reusing block of matrix Y is given by

$$
f_Y(n,m,r) = \frac{NMR}{r} + MR + \frac{2NMR}{m}
$$
\n(18)

 The frst term, represents the number of transfer for matrix X elements. Each block is transferred and multiplied *R/r* times in a row of matrix Y. There are *nm* elements in a block of matrix X and there are

Fig. 4 Compute time vs matrix size

Fig. 5 Operating frequency vs. number of PEs

 $N/n \times M/m$ blocks. The number of transfer for matrix X elements is

$$
nm \times \frac{N}{n} \times \frac{M}{m} \times \frac{R}{r} = \frac{NMR}{r}
$$
 (19)

The second term in Eq. [\(16](#page-7-1)) represents the number of transfer for matrix Y elements. Each block is transferred and reused exactly once. So the number of elements transfer is equal to the number of elements in the matrix Y. The third term in Eq. [\(16](#page-7-1)) is the number of transfer of matrix Z elements. When blocks of either of matrices X or Y are reused the number of elements transfer is same.

 The total number of elements transfer for reusing block of matrix Z is given by

$$
f_Z(n,m,r) = \frac{NMR}{r} + \frac{NMR}{n} + 2NR\tag{20}
$$

 The frst term, represents that NM elements of matrix X is transferred R/r times, whereas for the second term in Eq. ([18\)](#page-7-2) each of the MR elements of matrix Y is transferred N/n times. Each element of matrix Z is transferred twice which is shown as third term.

(iv) Double bufering

 Double bufering means assigning enough storage for two blocks of each matrix, for the purpose

Fig. 6 Performance vs. number of PEs

Table 4 Performance measures for multiplier units

Multiplier design	Frequency (MHz) Area (LUT) Delay		
Dou et al. (2005)	200	2184	
Zhang et al. (2013)	262.95	1559	
Arish and Sharma (2016)	255.213	3983	12.785
Proposed Design	265.31	758	12.576

Table 2 Performance analysis of block matrix multiplication

of permitting the data fetch stage and compute stage to execute overlapping. The overlapping operation reduces the total computation time. With double buffering, the compute phase starts when the first block of each matrix is transferred into the buffer. While the compute stage is processing the first buffer, the fetch phase starts replacing the content of second buffers. For all block multiplication, the total compute time in cycles is given by

$$
T_{Compute} = \frac{NMR}{P}
$$
 (21)

where P is the number of multiply add units. For example, multiplying block size of 256×256 using 40 multiply add unit takes 419,430 cycles.

Table 3 Comparison of the performance measures for block matrix multiplication

Matrix design	PEs	Frequency(MHz)	GFLOPS
Dou et al. (2005)	39	200	15.6
Khayyat and Manjikian (2014)	40	160	16
Arish and Sharma (2016)		255	
Proposed design	40	265	20.6

 $S^* = S^*$

Table 5 Block dimension vs performance time

Block dimension	Compute time	Transfer time (millions of cycle) (millions of cycle) lions of cycle)	Total time (mil-
32	0.02	0.005	0.025
64	0.07	0.017	0.087
128	0.20	0.05	0.25
256	2.05	0.49	2.54

3 Result and discussion

The proposed block matrix multiplication using Strassen and Urdhva Tiryagbhyam multiplier is experimented using

PEs Frequency (MHz) GFLOPS

Fig. 7 Comparison of parameter measures between the proposed and existing methods for block matrix multiplication

Xilinx 13.5 simulating tool and implemented in virtex-5 xc5vsx240t FPGA. The matrix multiplication algorithm exploits parallelism at various levels and by proper scheduling matrix elements are reused. Figure [4](#page-8-0) shows the compute cycle vs matrix size. As the matrix size increases, the computation time also increases. The number of processing element performs arithmetic operations can be used to calculate the time spent in the computation cycle. Each PE produces a new output in every clock cycle.

Figure [5,](#page-8-1) shows the operating frequency vs number of PEs. As the number of PEs increases, the frequency decreases.The performance of the architecture depends on the speed of the processing element. The parallelization strategy allows the use of many processing elements in parallel. Each PEs consist of an arithmetic units which contains a foating point UrdhvaTiryagbhyam multiplier and an adder.

l _a dk	0				
Щ en	1				
$\mathbb{I}^{\mathbb{I}}_{\mathbf{H}}$ rst	o				
a11[63:0]	0011111111101	0	(001111111110011001100110011001.	(0011111111110100110011001100110	
a12[63:0]	0011111111101	0	(0011111111101100110011001100110	(001111111110011001100110011001.	
a21[63:0]	001111111110(0	0011111111101001100110011001100	0011111111101100110011001100110	
a a22[63:0]	0011111111013	0	(0011111111110001100110011001100	(0011111111101001100110011001100.	
b11[63:0]	0011111110111	0	(001111111111001100110011001100.	(001111111111100110011001100110	
b12[63:0]	0011111111111	O.	001111111111100000000000000000.	(001111111111001100110011001100.	
b21[63:0]	0011111111110	$\mathbf{0}$	001111111111000110011001100110	001111111111100000000000000000.	
b22[63:0]	0011111111111	\bullet	(0011111111110100110011001100110	001111111111000110011001100110.	
t[63:0]	0011111111111	0	001111111111000101000111101011	001111111111001010111000010100.	
t2[63:0]	001111111111	0	0011111111111101100001010001111.	010000000000001000111101011100.	
B _[63:0]	001111111110(0	0011111111111001000111101011100	001111111111100100011110101110	
t4[63:0]	010000000000	$\mathbf{0}$	(001111111110100010100011110101	(0011111111101111 111111111111111	

Fig. 8 Wave form of the proposed Strassen matrix multiplication

Fig. 9 RTL schematic of the proposed Strassen based method

The data in the sub blocks are transferred to the PEs internal buffer and the results are stored in the output buffers.

Figure [6](#page-8-2) shows the performance vs. number of PEs. The performance of the architecture increases linearly with the processing elements. For foating point computation, the performance is measured in terms of number of foating point computation performed per second, designated as FLOPS (Floating Point Operations).

Table [2](#page-8-3) compares the performance of multiplier unit. The overall performance of the architecture is based on the performance of the multiplier units. When compared with (Dou et al. [2005\)](#page-11-15) and (Zhang et al. [2013\)](#page-12-17) the proposed multiplier unit occupies less area and the delay is also reduced when compared with Arish and Sharma [\(2016](#page-11-16)).

Table [3](#page-9-0) compares the performance of block matrix multiplication in terms of PEs, frequency and FLOPS. The proposed architecture achieves peak performance of 20.6 GFLOPS with 40 PEs operating at 265 MHz which is better when compared with Khayyat and Manjikian [\(2014\)](#page-11-7) and Dou et al. ([2005](#page-11-15)). Table [4](#page-8-4) shows the performance measures for multiplier units. The area and delay of the proposed

multiplier is less compared to the work of Arish and Sharma [\(2016\)](#page-11-16).

Table [5](#page-9-1) shows the analysis of the block dimension with performance time. The number of clock cycles used in the computation phase is known as compute time and the number of cycles spent in the data transfer phase is transfer time. Total time for computation is determined from two mechanisms: data computation time and transfer time. From Table [5](#page-9-1) it is observed that the transfer time is 25% less than the computation time. Table [6](#page-9-2) shows the block dimension vs size of on chip memory. As the block dimension increases the size of on chip memory also increased.

Figure [7](#page-9-3) shows the Comparison of parameter measures between the proposed and existing methods for block matrix multiplication. The simulation result of block multiplication using Strassen and Urdhva Tiryagbhyam multiplier is shown in Fig. [8](#page-9-4). The input matrix is subdivided into sub matrices of size 2×2 and after multiplication the results are stored in registers. FPGA implementation uses LUT instead of memory element in ASIC implementation to store the results. Based on divide and conquer method, the input matrix A and B is subdivided into sub matrices of size 2×2 ie. a11[63:0], a12[63:0], a21[63:0], a22[63:0], a11[63:0], a12[63:0], a21[63:0], a22[63:0] and after multiplication the results are stored in registers $t1(63:0)$, t2(63:0), t3(63:0) and t4(63:0).

Figure [9](#page-10-0) shows the Register Transfer Level schematic of the proposed architecture. It is generated after the synthesis process. It shows a representation of the pre-optimized design in terms of generic symbols such as adders, multipliers, counters, AND gates and OR gates. Figure [10](#page-10-1) shows the technology schematic of the proposed architecture.

4 Conclusion

The architecture performs block multiplication and the multiplication is parallelized employing several arithmetic units. Subsequently, the computation and the memory operation are also parallelized to perform the operations simultaneously. Further, the scheduling assigns multiple arithmetic operations in a single time slot in order for the data reuse to increase the system efficiency. Also in addition, the proposed architecture implements double buffering in two onchip memory blocks for each matrix to overlap the transfer phase and the compute phase. The performance of the block matrix multiplication is 20.6 GFLOPS with 40 processing elements at a frequency of 265.31 MHz. The delay for the proposed architecture is 12.576 ns.

Acknowledgements This research has been funded by the research general direction at Universidad Santiago de Cali, Colombia under call no 01-2022. This research is collaborated with the authors in these institutions such as St. Xavier's Catholic College of Engineering, Tamilnadu, India, Gems Educational Institutions, Sbte, Karunya Institute of Technology and Sciences, Coimbatore, India, and Al-nahrain university, al-nahrain nonrenewable energy research center Baghdad, Iraq.

Data availability The data supporting the fndings of this study are available within the paper.

References

- Amrutha, K., Ravi Kumar, M.N., Panduranga, H.T.: Implementation of dense matrix multiplication. In: Proceedings of 2nd ASAR International Conference, pp. 17–20 (2015)
- Arish, S., Sharma, R.K.: Run time reconfgurable multi precision foating point matrix multiplier intellectual property core on FPGA. Circuits Syst. Signal Process. **36**(3), 998–1026 (2016)
- Cannon, L.E.: A cellular computer to implement the kalman flter algorithm. PhD dissertation. Montana State University (1969)
- Chetan, S., Sourabh, K.S., Lekshmi, V., Sudhakar, S., Manikandan, J.: Design and evaluation of foating point matrix operations for FPGA based system design. Procedia Comput. Sci. **171**, 959–968 (2020)
- Choi, J.: A new parallel matrix multiplication algorithm on distributed-memory concurrent computers. Concurr. Pract. Exp. **10**(8), 224–229 (1997)
- Choi, J., Dangarra, J.J., Pozo, R., Walker, D.W.: PUMMA: parallel universal matrix multiplication algorithms on distributed memory concurrent computers. Concurr. Pract. Exp. **6**(7), 543–570 (1994)
- Dou, Y., Vassiliadis, S., Kuzmanov, G.K., Gaydadjiev, G.N.: 64-bit foating point FPGA matrix multiplication. In: Proceeding of the ACM/SIGDA 13th International Symposium on Field Programmable Gate Arrays (FPGA). pp. 86–95 (2005)
- Fox, G.C., Otto, S.W.: Matrix algorithms on a hypercube I: matrix multiplication. Parallel Comput. **4**(1), 17–31 (1987)
- Geijn, R.A.V., Watts, J.: SUMMA: scalable universal matrix multiplication algorithm. Concurr. Pract. Exp. **9**(4), 255–274 (1998)
- Jagadguru Swami Sri BharatiKrsnaTirthaji Maharaja.: Vedic mathematics or sixteen simple mathematical formulae from the Vedas. MotilalBanarsidass, Delhi (1985)
- Kalaiselvi, A.: Multimedia security for image encryption using transformation matrix. Maejo Int. J. Sci. Technol. **1**(3), 79–88 (2010)
- Kang, B.-H.: A review on image and video processing. Int. J. Multimed. Ubiquitous Eng. **2**(2), 49–64 (2007)
- Khayyat, A., Manjikian, N.: Analysis of blocking and scheduling for FPGA based foating point matrix multiplication. Can. J. Electr. Comput. Eng. **37**(2), 65–75 (2014)
- Kumar, V.B.Y., Joshi, S., Patkar, S.B., Narayanan, H.: FPGA based high performance double precision matrix multiplication. Int. J. Parallel Prog. **38**(3), 322–338 (2010)
- Li, K.: Constant time boolean matrix multiplication on a linear array with a reconfgurable pipelined bus system. J. Supercomput. **11**(4), 391–403 (1997)
- Li, K., Pan, V.Y.: Parallel matrix multiplication on a linear array with a reconfgurable pipelined bus system. IEEE Trans. Comput. **50**(5), 519–525 (2001)
- Matam, K.K., Prasanna, V.K.: Energy efficient large scale matrix multiplication on FPGAs. In: Proceedings of the International Conference on Reconfgurable Computing and FPGAs (ReConFig). pp. 1–8 (2013)
- Matam, K.K., Le, H., Prasanna, V.K.: Evaluating energy efficiency of foating point matrix multiplication on FPGAs. In: Proceeding

of the IEEE High Performance Extreme Computing Conference (HPEC). pp. 1–6 (2013)

- Palacios, I., Medina, M., Moreno, J.: Matrix multiplication on digital signal processors and hierarchical memory systems. In: Baeza-Yates, R., Manber, U. (eds.) Computer Science, pp. 473–483. Springer, Boston, MA (1992)
- Pan, V.: Complexity of parallel matrix computation. Theoret. Comput. Sci. **54**, 65–85 (1987)
- Pan, Y., Li, K., Zheng, S.Q.: Fast nearest neighbor algorithms on a linear array with a reconfgurable pipelined bus system. Parallel Algorithms Appl. **13**(1), 1–25 (2007)
- Pedram, A., Geijin, R.A., Gerstlauer, A.: Co-design tradeoffs for high-performance low power linear algebra architectures. IEEE Trans. Comput. **61**(12), 1724–1736 (2012)
- Prabhune, O., Sabale, P., Sonawane, D.N., Prabhune C.L.: Image Processing and Matrices. In: International conference on Data Management Analytics and Innovation (ICDMAI). pp. 166–171 (2017)
- Qasim, S.M., Abbasi, S.A., Almashary, B.: FPGA-based design and realization of fxed and foating point matrix multipliers: a review. J. Active Passiv. Electron. Devices **5**, 181–189 (2010)
- Sajish, C., Abhyankar, Y., Ghotgalkar, S., Venkates, K.A.: Floating point matrix multiplication on a reconfgurable computing system. In: Current Trends in High Performance Computing and its Applications, pp. 113–122. Springer, Berlin (2005)
- Shen, H., Chen, J.: Efficient matrix multiplication on wireless sensor networks. In: Proc of 7th International Conference on Grid and Cooperative Computing: 331–341 (2008)
- Silva, H.D., Gustafson, J.L., Wong, W.F.: Making Strassen matrix multiplication safe. In: Proceedings of the 25th International Conference on High Performance Computing, pp. 173–182 (2018)
- Singh, K.N., Tarunkumar, H.: A review on various multipliers designs in VLSI. In: Annual IEEE India Conference (INDICON), pp. 1–4 (2015)
- Sonawane, D.N., Sutaone, M.S., InayatMalek: Resource efficient 64-bit foating point matrix multiplication algorithm using FPGA. In: IEEE Region 10 Conference TENCON, pp. 1–5 (2009)
- Stojcev, M.K., Milovanovic, I.Z., Radonjic, Z.C.: Some shifting methods for matrix multiplication. IEE Proc. E-Comput. Digital Tech. **132**(1), 33–44 (1985)
- Strassen, V.: Gaussian elimination is not optimal. Numerischemathematik **13**(4), 354–356 (1969)
- Thabet, K., Al-Ghuribi, S.: Matrix multiplication algorithms. Int. J. Comput. Sci. Netw. Secur. **12**(2), 74–79 (2012)
- Tiwari, S., Singh, S., Meena, N.: FPGA design and implementation of matrix multiplication architecture by PPI-MO techniques. Int. J. Comput. Appl. **80**(1), 19–22 (2013)
- Van De Geijn, R.A., Watts, J.: SUMMA: scalable universal matrix multiplication algorithm. Concurr.: Pract. Exp. **9**(4), 255–274 (1998)
- Zhang, T., Li, C.T., Qin, Y., Nie, M.: An optimized foating point matrix multiplication on FPGA. Inf. Technol. J. **12**(9), 1832–1838 (2013)
- Zhou, L., Prassana, V.K.: High performance designs for linear algebra operations on reconfgurable hardware. IEEE Trans. Comput. **57**(8), 1057–1071 (2008)

Springer Nature or its licensor (e.g. a society or other partner) holds exclusive rights to this article under a publishing agreement with the author(s) or other rightsholder(s); author self-archiving of the accepted manuscript version of this article is solely governed by the terms of such publishing agreement and applicable law.

Y.R.Annie Bessant was graduated in Electronics and Communication Engineering in 2004 from Manonmaniam Sundaranar University, India. She obtained her M.E degree from Karunya Institute of science and Technology, Coimbatore in 2006, specializing VLSI Design. She completed her Ph.d under Anna University, Chennai in the year 2019 in Information and Communication Engineering. She is in teaching profession for the past sixteen years. Currently, she is working as an Assistant Professor in Electronics and Communication

Engineering in St Xavier's Catholic College of Engineering, Nagercoil, Tamil Nadu, India. Her area of interest are Low Power VLSI, Machine Learning and Networking.

J. Grace Jency was born in 1982 in Tamilnadu, India. She received her Ph.D in Electronics and Communication Department in Karunya Institute of Technology and Sciences in the feld of MEMS piezoresistive accelerometer. She was working as a Assistant professor in Karunya Institute of Technology and Sciences, Coimbatore in the recent past. Her areas of interest in clude Digital Electronics, MEMS in biomedical applications and fexible capacitors.

K. Martin Sagayam received his PhD in Electronics and Communication Engineering (Signal image processing using machine learning algorithms) from Karunya University. He received Master of Engineering in Communication Systems from Anna University, Chennai and received Bachelor of Enigeering in Electronics and Communication Engineering from Anna University. Currently, he is working as Assistant Professor in the Department of ECE, Karunya Institute Technology and Sciences, Coimbatore, India. He has authored/ co-authored more

number of referred International Journals. He has also presented more than 20 papers in reputed international and national conferences. He has authored 2 edited book and 10 book chapters with reputed international publishers like Elsevier, Springer, IGI Global and CRC press. He has editorial board in the reputed book and book series with reputed international publishers like IGI Global, and CRC Press. He is an active member of professional bodies such as Engineering and Scientifc Research Groups, International Society of Promising Computer Engineers, Copernicus, Scientifc Engineering Research Corporation, International Association of Computer Science and Information Technology, International Association of Engineers, Indian Society of Electronics and Communication Engineering and Orcid. His area of interest includes Communication systems, signal and image processing, machine learning and virtual reality.

A. Amir Anton Jone received B.E. degree in Electronics and Com munication Engineering in 2003 from Bharathidashan University, India. He obtained his M.E degree from Karunya Institute of science and Technology, Coimbatore in 2006, specializing VLSI Design. He completed his Ph.d under Karunya Institute of Technology and Sciences in the year 2021. He is in teaching profession for the past sixteen years. Currently, he is working as an Assistant Professor in Electronics and Communication Engineering in Karunya Institute of

Technology and Sciences Coimbatore, India. His research/teaching interest are analysis of specifc absorption rate for detection of breast cancer using UWB antennas, Antenna design for medical applications, microwave and optical communication engineering, antennas and wave propagation, antenna radiation systems, electromagnetic felds, signals and systems, control systems, communication systems, digital electron ics, computer architecture, and electrical & electronics engineering.