



Lanthanum Doped Zirconium Oxide (LaZrO₂) High-k Gate Dielectric FinFET SRAM Cell Optimization

Gurpurneet Kaur¹ · Sandeep Singh Gill² · Munish Rattan³

Received: 8 July 2020 / Revised: 1 February 2021 / Accepted: 15 February 2021 / Published online: 13 March 2021
© The Korean Institute of Electrical and Electronic Material Engineers 2021

Abstract

Inherent variations and the challenge of leakage current control in today's silicon-on-insulator metal–oxide–semiconductor field-effect transistor limits the scaling of static random-access memory. The fin-shaped field-effect transistor has been considered an attractive device for designing low power SRAM cells. In this work, a 14 nm gate length FinFET device has been designed with lanthanum doped zirconium oxide as a compound gate dielectric material. The diminished subthreshold swing (60 mV/dec), reduced leakage current (10^{-14}), lowered drain induced barrier lowering (10.6 mV/V), enhanced drive current (3.74×10^{-5}), and increased g_m (2.27×10^{-4}) were observed after simulating this optimized device. Further, two SRAM cells based on the improved device were implemented with different fin configurations. The stability parameters were investigated with the butterfly curve method. The SRAM Cell-I has presented better read static noise margin and write static noise margin in comparison to the SRAM Cell-II. The impact of supply voltage variations on stability metrics and leakage power has also been presented.

Keywords SRAM · FinFET · RSNM · Dielectric · Drain induced barrier lowering · Subthreshold swing

1 Introduction

The occurrence of short channel effects (SCE), leakage current, band to band tunneling (BTBT) and static power dissipation is due to the downscaling of planar Metal Oxide Semiconductor Field Effect Transistors (MOSFETs) into the nanometer regime. The SOI FinFET devices are the best solution to this problem [1]. International Technology Roadmap for Semiconductors (ITRS) suggests various new materials for scaling the gate dielectric below 2 nm for preventing the high leakage current caused by the generation of direct

tunneling gate leakage current [2]. Recently, several novel materials like Al₂O₃ (6 eV), HfO₂ (6 eV), La₂O₃ (5.18 eV) and ZrO₂ (5.8 eV) have come into existence in place of SiO₂ (9 eV) which have high band gap value [3–9]. It has been noticed that a gate dielectric with k over 40 is preferred, and LaZrO₂ has been recognized as an appropriate high- k gate dielectric material for sub-22 nm node FinFET devices [10–12].

SRAM comprises of many cell areas in the system on chip designs due to the massive requirement of transistors for a single SRAM cell array. The circuit designed with a scaled device and high- k gate dielectric material results in improved storage capacity, fast switching speed, increased efficiency of footprint and less power consumption. The use of high- k dielectrics in manufacturing has paved the way for their use in applications beyond traditional logic and memory devices. The studies of SNM for SRAM with SOI FinFETs have been contributing to technological advancement [13–19]. In this paper, performance analysis of FinFET device created with Lanthanum doped zirconium oxide (LaZrO₂) as a compound gate dielectric was done in Technology Computer-Aided Design (TCAD) environment.

Further, SRAM cells were made with matched size n-FinFET and p-FinFET devices. The functionality of the SRAM

✉ Gurpurneet Kaur
gurpurneetkaur@gmail.com

Sandeep Singh Gill
sbg270870@yahoo.co.in

Munish Rattan
rattanmunish@gndec.ac.in

¹ I. K. Gujral Punjab Technical University, Jalandhar, Punjab 144603, India

² National Institute of Technical Teachers Training and Research, Chandigarh, Punjab 160019, India

³ Guru Nanak Dev Engineering College, Ludhiana, Punjab 141006, India

cells for reading and writing operation was investigated using timing diagrams. The SRAM cell's voltage transfer characteristic (VTC) has been demonstrated by analyzing the SRAM read and write operations. The static noise margin (SNM) SRAM read mode and SRAM write mode were evaluated with the butterfly curve method. The impact of supply voltage fluctuations on circuit performance has also been analyzed.

This work has been organized into multiple sections, Sect. 2 discusses the FinFET device and SRAM cell design and simulation methodology. Section 3 illustrates the results of the device, discussions and their circuit using different operating modes and stability parameters. The impact of supply voltage variations on Stability parameters and leakage power is also discussed in this section. The last section summarizes the conclusion of the research work.

2 Design and Simulation Methodology


Nanoscale FinFET device simulations are accomplished in the TCAD simulator. It was noticed that a gate dielectric with k over 40 is preferred and LaZrO_2 has been recognized as an appropriate high- k gate dielectric materials for sub-22 nm node FinFET devices [12, 20–22]. The novel high- k gate dielectric material is chemically stable in contact with Silicon and has high crystallization temperature, high dielectric constant ($k=40$) and wide energy band gaps (~ 6 eV) as compared to SiO_2 . The high- k gate dielectric material has

been deposited on an active silicon channel by Atomic Layer Deposition and Chemical Vapor Deposition method at high temperature [11, 12, 23, 24]. The 3D structure of n-FinFET and p-FinFET devices with matched size, as outlined in Fig. 1, was used for devising the 6T SRAM cells. The device specifications for FinFET devices according to ITRS have been summarized in Table 1 [25]. Table 2 describes important TCAD device parameters of the 14 nm processes for 6T SRAM cell circuits [21, 22, 26–29].

Table 1 FinFET parameters used in simulation (as per ITRS [25])

Device parameters	Simulation work (n-FinFET& p-FinFET)
Gate length, L_g (nm)	14
Transistor fin height, H_{Fin} (nm)	24
Transistor fin width, W_{Fin} (nm)	8
Transistor fin pitch (nm)	40
Source/drain doping concentration (donor) for nMOS (cm^{-3})	3×10^{20}
p-type substrate doping concentration (cm^{-3})	1×10^{16}
Body doping concentration (cm^{-3})	1×10^{17}
Dielectric permittivity, k	40
Physical oxide thickness (nm)	1.1
Supply voltage (Volts)	0.7

Fig. 1 Bird's-eye view of FinFET structures



(a) n-FinFET (Pull-down Transistor)

(b) p-FinFET (Pull-up Transistor)




Table 2 Important TCAD designing parameters for FinFET based 6 T SRAM Cell

Process parameters	Value
Design rule unit lambda (μm)	0.007
Thickness of substrate region (μm)	0.03
Height of fin (μm)	0.024
Thickness of gate oxide (μm)	0.0011
S/D doping concentration (donor) for nMOS (cm^{-3})	3×10^{20}
S/D doping concentration (acceptor) for pMOS (cm^{-3})	3×10^{20}
Supply voltage, Vdd (V)	0.7 V
Thickness of buried oxide (μm)	0.02
Thickness of poly-silicon gate (μm)	0.002
Thickness of ILD dielectric (μm)	0.008
Thickness of ILD Metal 1 (μm)	0.008
Lateral characteristic length of S/D doping of nMOS (μm)	0.004
Vertical characteristic length of S/D doping of nMOS (μm)	0.003
Doping concentration in p-type substrate (cm^{-3})	1×10^{16}
Doping concentration in body (cm^{-3})	1×10^{17}

The simulated devices are designed at 300K using models such as Drift diffusion model (DDM), Lombardi Surface mobility model, Shockley Read Hall Model and Kane's Model [28]. Figure 2 illustrates the simulation procedure in Visual TCAD for devising FinFET. The simulator's validity was examined by matching its results with the published experimental data in the TCAD environment at 300 K as shown in Fig. 3 [30]. It proves that this paper's models and parameters are valid [28]. The proposed device was simulated using the following models:

1. DDM, which solves a certain set of Poisson equations as mentioned in Eq. (1).



$$\nabla \cdot \epsilon \nabla \psi = -q(p - n + N_D^+ - N_A^-) \quad (1)$$

where ψ is the electrostatic potential of the vacuum level, n and p represent the electron and hole concentration, N_D^+ and N_A^- represent the ionized doping concentration and q is an electron charge. The lattice temperature is kept uniform throughout the Drift Diffusion model.

2. Lombardi Surface mobility model has been introduced to address carrier mobility in the inversion layer of designed device. A cumulative carrier mobility is calculated from doping based bulk mobility (μ_B), mobility degradation, scattering due to acoustic phonon (μ_{ac}) and scattering because of surface roughness (μ_{SR}) as follows:

$$\mu_S^{-1} = \mu_B^{-1} + \mu_{ac}^{-1} + \mu_{SR}^{-1} \quad (2)$$

3. Kane's Model can explain the generation of carriers through Band to band tunneling (G^{BB}) which is expressed as:

**Fig. 2** Flowchart of the simulation procedure involved in Visual TCAD**Fig. 3** I_d - V_g characteristics of FINFET with reference [30] and simulation

where E denotes electrical field magnitude, E_G represents the band-gap, A.BBT and B.BBT are experimental fitting parameters.

$$G^{BB} = A.BBT \cdot \frac{E^2}{\sqrt{E_g}} \exp\left(-B.BBT \cdot \frac{E_G^3}{E}\right) \quad (3)$$

4. The carrier recombination process is elaborated by SRH Model which is defined in Eq. (4)

$$U_{SRH} = \frac{pn - n_{ie}^2}{\tau_p \left[n + n_i e^{\frac{E_T}{kT_L}} \right] + \tau_n \left[p + n_i e^{\frac{E_T}{kT_L}} \right]} \quad (4)$$

where τ_n and τ_p are carrier lifetime which are reliant on doping concentration, n_i denotes the intrinsic carrier concentration, E_T is energy trap level, T_L is lattice temperature [22, 28].

The VI characteristics of FinFETs for input and output voltages are demonstrated in Fig. 4. It was found that both n- and p-channel FinFET devices exhibit identical characteristics for both input and output transfer characteristic curves.

3 Results and Discussions


3.1 Optimized FinFET Performance

Table 3 presents the performance of matched Pull Down (PD) and Pull Up (PU) FinFET devices adopted for devising Cell-I. The performance parameters such as on-current (I_{ON}), leakage current (I_{OFF}), Subthreshold Swing (SS), Drain induced barrier lowering (DIBL) and Transconductance (g_m) are extracted from VI characteristic curves, as illustrated in Fig. 4a. These metrics have been measured for two operating regions, such as the linear and the saturation region. Both devices showed almost similar characteristics for the two operating regions.


3.2 Basic Operations in 6 T SRAM Cell

6T SRAM cell can cache one-bit data using two cross-coupled inverters, and it can keep its saved data as long as power is supplied. FinFET based 6T SRAM cells containing different fin configurations in TCAD implementation are shown in Fig. 5 and Table 4. It is observed from Table 4 that Cell-II consumes more area than Cell-I.

The basic operations involved in 6T SRAM are elaborated below:



(a) Input characteristic curve



(b) Output characteristic curve

Fig. 4 VI characteristics of n-FinFET and p-FinFET devices

- *Hold operation* During this operation, the wordline (WL) is connected to the ground (Gnd). The access devices T5 and T6 are switched off and the devices T1, T2, T3, and T4 are disconnected from bitlines, as shown in Fig. 6a. The stored data bit is retained as long as the devices are cut off from the bit-lines.
- *Read Operation* WL is connected to Vdd for reading operations, and bitlines are pre-charged to Vdd. In this operation, access n-FinFET devices T5 and T6 are turned ON. Let us assume one condition: M = “1” and Mbar = “0” which causes the devices T1 and T4 to turn off and T3 and T2 are turned on. The bit-line current will flow through Bitbar-line, then passes to the ground through T6 and T2 as outlined in Fig. 6a. Therefore, the voltage at bitbar-line discharges while the energy at bit-line is maintained at Vdd, as indicated in Fig. 6b. Figure 6c outlines the read operation simulated in TCAD for FinFET based 6 T SRAM cell. The timing diagram for reading current is presented in Fig. 6d [16, 18, 31, 32].

Table 3 FinFET I–V Targets


Device	LIN ($V_d = 50 \text{ mV}, V_g = 0.7 \text{ V}$)				SAT ($V_d = 0.7 \text{ V}, V_g = 0.7 \text{ V}$)						
	W (nm)	L (nm)	I_{ON} (A)	I_{OFF} (A)	SS (mV/dec)	g_m (S)	I_{ON} (A)	I_{OFF} (A)	SS (mV/dec)	g_m (S)	DIBL (mV/V)
PD (N=1)	8	14	1.22×10^{-5}	2.64×10^{-14}	59.9	5.87×10^{-5}	3.74×10^{-5}	3.59×10^{-14}	60.35	2.27×10^{-4}	10.6
PU (N=1)	8	14	1.038×10^{-5}	2.68×10^{-14}	59.9	4.70×10^{-5}	3.38×10^{-5}	3.96×10^{-14}	61.01	2.14×10^{-4}	12.8

N=Number of fins, W=Fin width, L=Gate length, PD=Pull Down, PU=Pull Up, LIN=Linear region, SAT=Saturation region, V_g =Gate voltage, V_d =Drain voltage, SS=subthreshold swing, DIBL=Drain induced barrier lowering, g_m =Transconductance


- *Write operation* The voltage levels of bitlines are opposite to each other as delineated in Fig. 7a, and the WL is connected to Vdd as outlined in Fig. 7b. This condition will turn on the transistors T5 and T6. In this situation, the voltage level of node M drops and the voltage level of node Mbar rises until the voltage level of M is enough to turn on T4 and turn off T2, or the voltage level at node Mbar is sufficient to turn on T3 and turn off T1. Subsequently, the voltage level of Mbar and M nodes will be turned over to “1” and “0” respectively, as displayed in Fig. 7c. Figure 7 outlines the write operation simulated in TCAD for FinFET based 6 T SRAM cell. The timing diagrams for bit-line, output M and write current are depicted in Fig. 7d, Fig. 7e, f, respectively [16, 18, 31, 32].

3.3 Stability Analysis of SRAM Cell-I and SRAM Cell-II

- *Read Static Noise Margin (RSNM)*: RSNM is the least amount of noise voltage level needed at the storage nodes of SRAM to flip the cell data [16, 31, 33]. The set-up utilized for measuring the RSNM parameter of SRAM Cell-I is outlined in Fig. 8. WL and bit-line are connected to Vdd in this set-up, and the feedback is disconnected from the cross-coupled inverters. The voltage transfer curve (VTC) of the inverter in the half circuit has been plotted with its inverse to form a butterfly curve. The largest side of the square fitted in the butterfly curve signifies as Read SNM. The extracted value of RSNM for 6 T SRAM Cell-I at Vdd=0.8 V is 175 mV, as shown in a butterfly curve in Fig. 10.
- *Write Static Noise Margin (WSNM)*: Write Margin is another crucial parameter that ensures robust write operation and is calculated using a butterfly curve, as demonstrated in Fig. 10. During the write operation, the cross-coupled inverters are disconnected from each other. The WL joins Vdd, and the data is forced onto the bitlines from the cell, as shown in Fig. 9. The inverters' VTCs in half circuits has been plotted between M and Mbar, since the bitline is connected to Gnd and bitbar-line is connected to Vdd. Therefore, the VTCs of the two halves are not the same. The larger side of the fitted square, in between the two curves, as depicted in Fig. 10, is named as WSNM. A higher WSNM implies better write stability [16, 31–34].



(a) Schematic layout of Cell-I



(b) Schematic layout of Cell-II

Fig. 5 TCAD implementation of FinFET based 6 T SRAM cells containing different fin configurations

Table 4 SRAM cells with different fin configurations

Fin configuration	Cell-I	Cell-II
Pull-up transistor	1	1
Access transistor	1	1
Pull-down transistor	1	2
Area Consumption (μm^2)	0.0775(0.3875*0.2)	0.0908 (0.454*0.2)


3.4 Impact on 6 T SRAM Cells Stabilities due to supply voltage variations

The impact of voltage variations on RSNM and WSNM was analyzed over 0.4–1.0 V for 6T SRAM Cell-I and Cell-II. Figure 11a illustrates that Cell-I shows improved results for RSNM and WSNM w.r.t Cell-II. It is also noted that RSNM enhances by 14.6 \times and 4.6 \times for Cell-I and Cell-II

respectively, as the voltage varies from 0.4 to 1.0 V. The Cell-I and Cell-II demonstrated similar improvement for the lower voltage for RSNM. It is clear from Fig. 11b that the percentage change of WSNM of Cell-I over Cell-II increases from 20% at 0.4 V to 75% at 1.0 V. The area consumed by Cell-II is 14% more than Cell-I, as outlined in Table 4. Therefore, the proposed Cell-I achieves considerable improvement in the stability of FinFET based 6T SRAM cell [35, 36].

3.5 Impact on 6 T SRAM Cells Leakage Power Due to Supply Voltage Fluctuations

The leakage power is the SRAM cell's power in the absence of any switching activity or during hold mode. The multiplication of supply voltage and leakage current signifies leakage power. Subthreshold current is the main contributor to leakage current that flows from drain to the source

**Fig. 6** Read operation for FinFET based 6 T SRAM Cell-I in TCAD






Fig. 7 Write operation for FinFET based 6 T SRAM Cell-I in TCAD





Fig. 8 Set-up for measuring RSNM of FinFET based 6 T SRAM Cell-I

Fig. 9 Set-up for measuring WSNM of SRAM Cell-I



when the device is in the cutoff state [37, 38]. Figure 12a, b demonstrates that the leakage power of Cell-II is more (in nanowatts) as compared to Cell-I (in femtowatts) due to the large leakage current produced by the transistors of Cell-II. The leakage suppression can be done by minimizing supply voltage, as it has been observed that the supply voltage of 1 V has 2.5 times more leakage power than $V_{dd}=0.4$ V [39].

3.6 Comparison of Proposed FinFET Based 6 T SRAM Cell-I with Published Work

Carlson et al. [40] gave the values 175 mV and $0.358 \mu\text{m}^2$ for RSNM and area consumption of cell, while the proposed Cell-I demonstrates improvement of 37% and 78%





Fig. 10 VTC for indicating RSNM and WSNM for SRAM Cell-I


respectively, for these metrics. The proposed cell presents about $1.5 \times$ and $2 \times$ enhancement for RSNM compared to results extracted by Li et al. and Lim et al. respectively [16, 17]. The proposed structure utilizes a comparable area as consumed by an Intel processor at the same technology node [41–43]. The progress of 3.3% for WSNM has been presented by current research when compared with the Carlson et al.’s results at 22 nm technology [40]. It has been realized that a 6T SRAM cell designed with proposed FinFET shows reduced area and improved stability because of the amalgamation approach of work function engineering (common gate material) and high-k gate dielectric oxide in the FinFET devices.

4 Conclusion

In this paper, the 14 nm gate length FinFET device using lanthanum doped zirconium oxide as high-k gate dielectric material has been proposed to improve SCEs, the leakage performance and SNM for 6 T SRAM cells. The diminished values of SS, I_{OFF} , DIBL and enhanced values of I_{ON} & g_m are observed after simulating the proposed devices. Further, two SRAM cells based on the improved devices were implemented with different fin configurations. The cell stability metrics such as RSNM and WSNM were evaluated for two types of fin configuration cells using the butterfly method. The SRAM Cell-I has presented better read static noise margin and write static noise margin in comparison to SRAM Cell-II. The Cell-II has almost 50% reduced RSNM and WSNM values at 0.8 V, and it also consumes




(a) Supply voltage fluctuation impact on RSNM for Cell-I and Cell-II




(b) Supply voltage fluctuation impact on WSNM for Cell-I and Cell-II

Fig. 11 Impact of supply voltage variation on RSNM and WSNM for Cell-I and Cell-II

14% more area as compared to Cell-I. The effects of supply voltage variation on stability parameters and leakage power were also examined for 6 T SRAM cells. It has been realized that the proposed SRAM circuit has 9% larger RSNM and 3% more WSNM than the circuit designed by Sachid et al. (2008) [44]. The previous work presented the reduced leakage power in the range of 10^{-15} for designed Cell-I as compared to the later works (10^{-9}). In the current work, the improvement of RSNM is 5x, reduction of WSNM is 2.7%, and declination of the leakage power is in the order of 10^{-3} when matched with the work done by Saun and Kumar [45].



(a) Influence of supply voltage variation on leakage power for Cell-I



(b) Influence of supply voltage variation on leakage power for Cell-II

Fig. 12 Leakage power estimation for SRAM Cell-I and SRAM Cell-II

Acknowledgements The authors are grateful to MHRD, Govt. of India for sanctioning the grant to purchase software used for research work through TEQIP-II to Guru Nanak Dev Engineering College, Ludhiana. The authors would also like to extend gratitude to Dean RIC, I. K. Gujral Punjab Technical University, Kapurthala for support in completing this research work. The corresponding author would also like to provide gratitude to Er. Amit Saini for software support.

References

- J.P. Colinge, Multiple-gate soi MOSFETs. *Solid State Electron.* **48**(6), 897–905 (2004)
- H. Iwai, Roadmap for 22 nm and beyond. *Microelectron. Eng.* **86**(7–9), 1520–1528 (2009)
- S. Stemmer, Thermodynamic considerations in the stability of binary oxides for alternative gate dielectrics in complementary metal-oxide-semiconductors. *J. Vac. Sci. Technol. B Microelectron. Nanometer Struct. Process. Meas. Phenom.* **22**(2), 791–800 (2004)
- S.J. Wang, P.C. Lim, A.C.H. Huan, C.L. Liu, J.W. Chai, S.Y. Chow, J.S. Pan, Q. Li, C.K. Ong, Reaction of SiO₂ with hafnium oxide in low oxygen pressure. *Appl. Phys. Lett.* **82**(13), 2047–2049 (2003)
- J. Robertson, High dielectric constant oxides. *Eur. Phys. J. Appl. Phys.* **28**(3), 265–291 (2004)
- S. Park, C.H. Kim, W.J. Lee, S. Sung, M.H. Yoon, Sol-gel metal oxide dielectrics for all-solution-processed electronics. *Mater. Sci. Eng. R Rep.* **114**, 1–22 (2017)
- C. Zhao, T. Witters, B. Brijs, H. Bender, O. Richard, M. Caymax, T. Heeg, J. Schubert, V.V.A.D.G. Afanas'ev Stesmans Schlom, Ternary rare-earth metal oxide high-k layers on silicon oxide. *Appl. Phys. Lett.* **86**(13), 132903 (2005)
- D. Nirmal, P. Vijayakumar, P.P.C. Samuel, B.K. Jebalin, N. Mohankumar, Subthreshold analysis of nanoscale FinFETs for the ultra-low-power application using high-k materials. *Int. J. Electron.* **100**(6), 803–817 (2013)
- W.H. Strehlow, E.L. Cook, Compilation of energy band gaps in elemental and binary compound semiconductors and insulators. *J. Phys. Chem. Ref. Data* **2**(1), 163–200 (1973)
- Suzuki, M., Ultra-thin (EOT= 3Å) and low leakage dielectrics of La-aluminate directly on Si substrate fabricated by high temperature deposition. *IEDM Tech. Dig.* (2005).
- J.M. Gaskell, A.C. Jones, H.C. Aspinall, S. Taylor, P. Taechakumput, P.R. Chalker, P.N. Heys, R. Odedra, Deposition of lanthanum zirconium oxide high-κ films by liquid injection atomic layer deposition. *Appl. Phys. Lett.* **91**(11), 112912 (2007)
- C. Zhao, C.Z. Zhao, M. Werner, S. Taylor, P.R. Chalker, Review article advanced CMOS gate stack: present research progress. *ISRN Nanotechnol.* **2012**, 1–35 (2012)
- Gupta, M., Nandi, A., Impact of matched high-K gate dielectric based DG-MOSFET on SRAM performance. in *2017 4th International Conference on Power, Control and Embedded Systems (ICPCES)* (pp. 1–5). IEEE. (2017)
- J.C. Pravin, D. Nirmal, P. Prajooon, N.M. Kumar, J. Ajayan, Investigation of 6T SRAM memory circuit using high-k dielectrics based nanoscale junctionless transistor. *Superlattices Microstruct.* **104**, 470–476 (2017)
- R.D. Clark, Emerging applications for high k materials in VLSI technology. *Materials* **7**(4), 2913–2944 (2014)
- W. Lim, H.C. Chin, C.S. Lim, M.L.P. Tan, Performance evaluation of 14 nm FinFET-based 6T SRAM cell functionality for DC and transient circuit analysis. *J. Nanomater.* **2014**, 1–8 (2014)
- Y. Li, C.H. Hwang, S.M. Yu, Numerical simulation of static noise margin for a six-transistor static random access memory cell with 32nm fin-typed field-effect transistors, in *International Conference on Computational Science.* (Springer, Berlin, Heidelberg, 2007), pp. 227–234
- M. Limachia, N. Kothari, Characterization of various FinFET based 6T SRAM cell configurations in light of radiation effect. *Sādhanā* **45**(1), 31 (2020)
- X. Zhang, D. Connelly, P. Zheng, H. Takeuchi, M. Hytha, R.J. Mears, T.J.K. Liu, Analysis of 7/8-nm bulk-Si FinFET technologies for 6T-SRAM scaling. *IEEE Trans. Electron Devices* **63**(4), 1502–1507 (2016)
- B. Cheng, M. Cao, R. Rao, A. Inani, P.V. Voorde, W.M. Greene, J.M. Stork, Z. Yu, P.M. Zeitzoff, J.C. Woo, The impact of high-gate dielectrics and metal gate electrodes on sub-100 nm MOSFET's. *IEEE Trans. Electron. Devices* **46**(7), 1537–1544 (1999)
- C. Zhao, C.Z. Zhao, J. Tao, M. Werner, S. Taylor, P.R. Chalker, Dielectric relaxation of lanthanide-based ternary oxides: physical and mathematical models. *J. Nanomater.* **12**, 1–6 (2012)
- A. Kaur, R. Mehra, A. Saini, Hetero-dielectric oxide engineering on dopingless gate all around nanowire MOSFET with Schottky contact source/drain. *AEU Int. J. Electron. Commun.* **111**, 1–8 (2019)

23. L.N. Liu, W.M. Tang, P.T. Lai, Review: advances in la-based high-k dielectrics for MOS applications. *Coatings* **9**(4), 1–30 (2019)
24. F. Chen, X. Bin, C. Hella, X. Shi, W.L. Gladfelter, S.A. Campbell, A study of mixtures of HfO₂ and TiO₂ as high-k gate dielectrics. *Microelectron. Eng.* **72**, 263–266 (2004)
25. Wikipedia 14nm process. https://en.wikipedia.org/wiki/14_nm_process. Accessed Apr 5, 2020
26. C.Z. Zhao, M. Werner, S. Taylor, P.R. Chalker, A.C. Jones, C. Zhao, Dielectric relaxation of la-doped zirconia caused by annealing ambient. *Nanoscale Res. Lett.* **6**(1), 1–6 (2011)
27. K. Nayak, M. Bajaj, A. Konar, P.J. Oldiges, K. Natori, H. Iwai, K.V. Murali, V.R. Rao, CMOS logic device and circuit performance of Si gate all around nanowire MOSFET. *IEEE Trans. Electron. Devices* **61**(9), 3066–3074 (2014)
28. Cogenda TCAD Tool Suite. <http://www.congendatcad.com>. Accessed 14 Mar 2020
29. F. Ana, N.U. Din, Gate workfunction engineering for deep sub-micron MOSFET's: motivation, features and challenges. *Int. J. Electron. Commun. Technol.* **2**(4), 29–35 (2011)
30. M.G.C. de Andrade, J.A. Martino, M. Aoulaiche, N. Collaert, E. Simoen, C. Claeys, Behavior of triple-gate bulk FinFETs with and without DTMOS operation, in *IEEE International Conference on Ultimate Integration of Silicon, Cork, Ireland* (2011)
31. A.A. Kumar, A. Chalil, Performance analysis of 6T SRAM Cell on planar and FinFET technology, in *2019 International Conference on Communication and Signal Processing (ICCSP)*. (IEEE, 2019), pp. 0375–0379
32. V. Sikarwar, S. Khandelwal, S. Akashe, Analysis and design of low power SRAM cell using independent gate FinFET. *Radioelectron. Commun. Syst.* **56**(9), 434–440 (2013)
33. K. Zhang (ed.), *Embedded Memories for Nano-Scale VLSIs (Vol. 2)* (Springer, New York, 2009)
34. Z. Guo, S. Balasubramanian, R. Zlatanovici, T.J. King, B. Nikolić, August. FinFET-based SRAM design, in *Proceedings of the 2005 International Symposium on Low Power Electronics and Design*. pp. 2–7
35. S. Khandelwal, B. Raj, R.D. Gupta, Finfet based 6t SRAM cell design: analysis of performance metric, process variation and temperature effect. *J. Comput. Theor. Nanosci.* **12**(9), 2500–2506 (2015)
36. R.S. Kushwah, S. Akashe, FinFET-based 6T SRAM cell design: analysis of performance metric, process variation and temperature effect. *Int. J. Sig. Imaging Syst. Eng.* **8**(6), 402–408 (2015)
37. M. Mamidipaka, K. Khouri, N. Dutt, M. Abadir, Leakage power estimation in SRAMs. *CECS Technical Report* (2003)
38. M.R. De Alba-Rosano, A.D. García-García, Measuring leakage power in nanometer CMOS 6t-SRAM cells, in *2006 IEEE International Conference on Reconfigurable Computing and FPGA's (ReConFig 2006)*. (IEEE, 2006), pp. 1–7
39. H. Qin, Y. Cao, D. Markovic, A. Vladimirescu, J. Rabaey, SRAM leakage suppression by minimizing standby supply voltage, in *International Symposium on Signals, Circuits and Systems. Proceedings, SCS 2003. (Cat. No. 03EX720)*. (IEEE, 2004), pp. 55–60
40. A. Carlson, Z. Guo, S. Balasubramanian, R. Zlatanovici, L.T.-J. King, B. Nikolic, SRAM read/write margin enhancements using FinFETs. *IEEE Trans. Large Scale Integr. Syst.* **18**(6), 887–900 (2010)
41. R. Merritt, Semiconductor Tops Intel with EUV SRAM (2018). <https://www.eetimes.com/samsung-tops-intel-with-euv-sram/>. Accessed 29 Sept 2020
42. D. Schor, IEDM 2017+ ISSCC 2018: Intel's 10nm, switching to cobalt interconnects from web site <https://fuse.wikichip.org/news/525/iedm-2017-isscc-2018-intels-10nm-switching-to-cobalt-interconnects/5/>. (2018). Accessed 29 Sept 2020
43. J. Dick, IEDM 2016- setting the stage for 7/5nm from web site https://sst.semiconductordigest.com/chipworks_real_chips_blog/2017/01/18/iedm-2016-setting-the-stagefor-75-nm/. (2016). Accessed 29 Sept 2020
44. A.B. Sachid, R. Francis, M.S. Baghini, D.K. Sharma, K.H. Bach, R. Mahnkopf, V.R. Rao, Sub-20 nm gate length FinFET design: Can high-κ spacers make a difference?, in *2008 IEEE International Electron Devices Meeting*. (IEEE, 2008), pp. 1–4
45. S. Saun, H. Kumar, Design and performance analysis of 6T SRAM cells on different CMOS technologies with stability characterization, in *IOP Conference Series: Materials Science and Engineering* (Vol. 561, No. 1). (IOP Publishing, 2019), p. 012093

Publisher's Note Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.