#### **ORIGINAL ARTICLE**



# Parity generator and digital code converter in QCA nanotechnology

Mahdi Khakpour<sup>1</sup> · Mohammad Gholami<sup>2</sup> · Shokoufeh Naghizadeh<sup>3</sup>

Received: 2 November 2019 / Accepted: 12 December 2019 / Published online: 23 December 2019 © The Author(s) 2019

#### **Abstract**

In this paper, new structures for digital code converter circuits in quantum dot cellular automata (QCA) technology are presented. The basic structure of most of these circuits is the XOR gate, which is widely used in digital design. Therefore, in the proposed, the XOR gate will be presented which will be better than previous circuits in terms of cell number and delay. Then, using the proposed circuits for the XOR gate, new circuits for generating parity bit, Binary to Gray, Gray to binary and BCD to gray code converter are introduced. Proposal designs have an efficient implementation in terms of complexity. The proposed structures are simulated using the QCAdesigner tool to evaluate the correct performance. The proposed final circuit as a digital code converter has improved by 37% in terms of cell consumption and 25% in speed.

**Keywords** QCA · Power · Digital codes · Delay · Nano-technology

## Introduction

QCA is a new nano-technology for the implementation of logic circuits first introduced by Lent and Tougaw [1]. Low power consumption, low area, high processing speed, fast data transmission as well as higher operating frequency are the benefits of this technology [2]. In the future, there is a chance that QCA will be named as a new competitor to CMOS technology due to its good features. Circuits made under CMOS technology have a very significant difference in area and power consumption compared to circuits under QCA technology [3]. This means they occupy a lot of area than QCA circuits and have much higher power consumption. This is how the QCA with these unique features represents a major evolution in the field of computer science and logic circuits. QCA is much smaller than CMOS, even the dimensions of a QCA cell can be implemented at the molecular or atomic level [4].

Today, signals in digital electronic systems have only two distinct values. Digital computers operate on discrete components of information and are displayed in binary form. Therefore, for calculations on this type of equipment, the information must first be converted into acceptable code for them and then processed. This is why it is important to design and build different code converters, so that they can be understood and processed by a digital system. To convert different codes such as Decimal, Octal, Hexadecimal, Binary, etc., most of the circuits are designed and manufactured under CMOS technology but have high area occupancy (low integration capability), low switching speed compared to QCA technology and high power consumption are some of the factors that have led scientists to adopt the emerging QCA technology [5]. QCA consumes very low power compared to CMOS because not only there is no current in the circuit but also no output capacitor is in it [6].

Few papers have dealt the design of digital code converters in the QCA domain. In [7], an XOR gate is introduced and based on that, a digital code converter circuit is designed. In this paper, a gray code to binary converter and vice versa have been proposed. Since the proposed XOR structure does not have optimal cell numbers and space, the proposed design also does not have the desired performance conditions. In [8], also designs for gray code to binary converters and vice versa have been proposed. Structures for the parity circuit have also been proposed which all the presented structures suffer from a high cell numbers and





Department of Electrical Engineering, Mazandaran University of Science and Technology, Babol, Iran

Faculty of Engineering and Technology, University of Mazandaran, Babolsar, Iran

Faculty of Computer Engineering, University College of Rouzbahan, Sari, Iran




Fig. 1 The polarization of QCA cell [10]



Fig. 2 Binary wire [11]





Fig. 3 QCA Not gate [10]

**Fig. 4** QCA majority gate (C, B, A are inputs and F is output.)



occupied space. Also, the XOR gate proposed in this paper, which is the basis for designing other circuits, also has poor performance and delay conditions. In [9] for parity, designs are also presented that all of them have weaknesses in the latency, cell number, and occupancy. Also, the complexity of the presented circuits in these papers and their higher power consumption can be due to other weaknesses of them.

In this research, QCA technology was used to improve the structure of digital codes converter in terms of occupied area, number of cells, and latency. Converter of different codes, such as binary to BCD and BCD to Decimal code converter, ... have been a major component of digital electronic equipment, especially digital computers, which have many applications. For this reason, making stable and fast code converters, with smaller dimensions and less power consumption than in the past, can greatly improve the performance of digital circuits and computers. In this paper, a new design method for the creation of XOR gates using QCA cells will be introduced that will increase the read and write speed in QCA circuit cells. Then, some designs will be presented for digital code converters with a focus on improving latency and lower cell numbers than previous designs.

The paper is organized as follows. Next section describes QCA functional principles. Section "Proposed parity generator and digital code converter circuits" shows the XOR structures. Also, proposed code converters and parity check circuit are described in this section. Simulation and results are explained in Sect. "Simulation and results". Finally, Sect. "Conclusions" concludes the paper.

# **QCA functional principles**

QCA is a new technology that will allow quantum dots to be used for digital computing. Quantum cells can dramatically reduce occupied area and power consumption. The

00




Fig. 5 a XOR block diagram, b proposed structure for the XOR gate in QCA technology








Fig. 6 Second presented structure for the XOR gate in QCA technology

polarization of QCA cells that represent logical 0 and 1 is shown in Fig. 1. Four quantum dots are arranged in a square, and two moving electrons are in this single cell that can move easily between these quantum dots [12].

The movement of electrons in these cells is based on the phenomenon of tunneling. It is assumed that these tunnels are fully controllable by potential barriers. If we consider quantum dots as quasi-zero-dimensional potential wells and consider the cell as a square, each of these wells can have 2 electrons [12].

The two positions where these electrons can occupy are the main and secondary diagonals of this square structure and, as shown in the Fig. 1, the positioning of the electrons on the main and secondary diagonal represents 1 binary and diameter 0 binary, respectively [13]. In the arrangement of adjacent cells, no external potential energy will be applied to the structure, and what arranges the cells is the Coulomb force. It is clear that due to the Coulomb repulsion in each cell, electrons are placed at the poles.

The simplest circuit in QCA technology is the binary wire shown in Fig. 2. With the polarization of the cell at the left end of the wire, the cells are polarized from left to right, and each cell takes the polarization of the left cell before itself. So according to Coulomb interaction between the cells, logical 1 will be transmitted in the wire. Other data are similarly propagated along a binary wire.


Another basic and important gate in QCA technology is the NOT gate shown in Fig. 3. This gate can also be made in other ways. One of these methods is shifting the output QCA cell up or down within a previous QCA cell. Obviously, with this technique, the output will be the opposite of the input.

Maybe the most important gate in QCA circuits is the majority gate which is shown in Fig. 4. The performance of a 3-input majority gate is considered as below:

$$F = MAJ(A, B, C) = AB + AC + BC.$$
 (1)

This gate can be called as a basic logic gate because if one input is fixed at 1, the output of the gate will be the

**Fig. 7** The proposed structure to generate even parity in QCA technology





OR of the other two inputs. Similarly, if one of the inputs is fixed at 0, the output of the gate will be the AND of the other two inputs.

# Proposed parity generator and digital code converter circuits

In this section, the proposed design is divided into different sections including: XOR gates, parity generator, binary to gray code converter, gray to binary code converter and BCD to gray code converter. Each of these sections will be designed by QCA technology.

### **XOR** gates

One of the most important parts of digital gate converter circuits is XOR gate [13]. To implement the proposed circuits,

the block diagram of Fig. 5a is used for the XOR gate. According to this structure, the proposed XOR gate in QCA technology is shown in Fig. 5b. In the proposed structure, 20 QCA cells are used to implement the XOR gate and the input-to-output delay is 0.75 clock cycles.

There is also another structure in the Fig. 6 for the XOR gate. This structure is proposed for using in circuits that require multiple XOR circuits. The number of used cells is greater than the first structure, but it can be integrated and bridge can be used for internal input. For more complex structures, both structures can be combined. This can utilize advantage of both structures simultaneously.

## Proposed circuit of parity generation

Parity is the simplest method of coding [14]. In this way, the encoded information contains N bits of the original data along with a bit that holds parity. There are two types of parity:




Fig. 8 a The logical structure of converting binary numbers to gray numbers, b the presented circuit for converting binary numbers to gray code in QCA technology





- In the Even Parity method, parity is set such that the total number of logical one bits (original data and Parity) is even.
- The Odd Parity method works the opposite. This means that in the method, the parity bit is set such that the total number of logical one bits (original data and Parity) is odd.

The Parity bit is controlled every time the information of byte is used or moved. The result of this control may not be complete, but the probability of a problem that eliminates two "1"s from a single byte simultaneously is very low. If all the bytes are completely destroyed, this bug can still be detected.

Finally, the total number of bits is equal to N+1, in which one bit is added to the original N bits data. Parity code has Hamming Distance 2. As a result, it can detect any single bit error but cannot make any correction. Parity

code cannot detect a two-bit error, but it can detect a three-bit error. In general, the parity code is capable of detecting any odd number of errors.

Figure 7 shows the proposed structure to generate Even Parity in QCA technology, consisting of the three proposed XOR gates in this paper. The proposed structure has 86 QCA cells with a delay of 1.5 cycles. In the proposed structure, it is tried to reduce the number of used cell and delay by optimizing the results of previous investigations.

# Proposed circuit for converting binary numbers to gray code

The logical structure of converting binary numbers to gray numbers is shown in Fig. 8a. As can be seen, the components of this structure are the XOR gates. Based on




Fig. 9 a The logical structure of converting gray code to binary numbers, b the proposed circuit for converting gray code to binary numbers in QCA technology



this structure, the presented circuit for converting binary numbers to gray code in QCA technology is shown in Fig. 8b. The structure utilizes 99 QCA cells and the delay of the circuit is 0.75 cycles.

### Proposed circuit to convert gray code to binary code


The logical structure of converting gray code to binary numbers is shown in Fig. 9a. It consists of three XOR gates. The delay of this circuit is equal to the delay of three XOR gates. Based on this structure, the presented circuit for converting the gray code to binary numbers in QCA technology is

shown in Fig. 9b. The circuit has 76 QCA cells and the delay of this circuit is 2.25 cycles.

# Proposed circuit for converting BCD code to Gray code

The logical structure of converting BCD code to Gray code is shown in Fig. 10a. It consists of two XOR gates and an OR gate. Based on this structure, the presented circuit for this structure in QCA technology is shown in Fig. 10b. The structure utilizes 99 QCA cells and the delay of this circuit is a cycle.

Fig. 10 a The logical structure of converting BCD code to Gray code, b the Proposed circuit for converting BCD code to Gray code in QCA technology










Fig. 11 a The obtained results for the first proposed XOR gate in QCA technology, b the obtained results for the second proposed XOR gate in QCA technology






Table 1 Comparison of XOR gate structures

XOR gate structures	Delay (number of Cell number clock cycles)	
[16]	1	34
[16]	1	54
[16]	2	52
[16]	0.5	42
[17]	1	32
[18]	1	35
First proposed XOR gate	0.75	20
Second proposed XOR gate	0.75	28

#### Simulation and results

In this section, the simulation results of the proposed designs to confirm their performance and structural evaluation such as cell number, area and delay from input to output will be presented. The simulations are done by QCADesigner software. It is a popular tool for QCA structure and has been developed at the University of Calgary [15].

Figure 11 shows the results of the simulation of the first and second XOR gates. The results show that the output is correct and the circuit is correctly implemented.

In Table 1, the XOR gate structures are compared with the proposed structures in terms of delay and number of QCA cells. As can be seen, the first proposed circuit has a 37% improvement in cell number.

Also, the result of the simulation of the proposed circuit for the parity bit is shown in Fig. 12 which indicates the proper operation of this structure. The delay is also 1.5 QCA cycles.

Table 2 presents the results of the generator of the parity bit. This table shows the number of QCA cells and the delay. According to the Table 2, the proposed circuit is better than the other circuits in terms of both the number of cells and the delay. The proposed structure has the ability to integrate better than other structures.

In Fig. 13, the simulated output for the binary number to Gray code converter circuit is given. This circuit is implemented using the proposed structures for the XOR gate. As the simulation results show, the delay of this circuit is 0.75 cycles. This circuit is also implemented using three XOR gates with 4 inputs and 4 outputs.




Fig. 12 The obtained results from the generator of the parity bit





Table 2 Comparison of the generator of the parity bit in QCA technology

Generator of the parity bit	Delay (number of Cell numbers clock cycles)	
[17]	2	98
[19]	2.75	187
[20]	2.75	168
[21]	2.25	188
Proposed design	1.5	86

Figure 14 also presents the simulation result of the proposed circuit to convert gray code to binary. The output signals are complete and noise free and the accuracy of the converter can be checked according to the Figure.

The result of the proposed circuit simulation for converting BCD code to gray code is shown in Fig. 15. The output indicates that the circuit is implemented properly and it operates correctly.

Finally, the power of the structures is fully investigated and the results are presented in Table 3. According to this table, the second proposed circuit for the XOR gate has less power consumption despite having more cells. The binary to Gray code converter circuit also has lower power consumption, though its cell numbers are higher than all the proposed circuits.

#### **Conclusions**

This paper presents two XOR gates in QCA technology. The proposed structures were used in digital code converter circuits. In the same direction, circuits of parity generation, binary to gray, vice versa and BCD to gray converter circuit were proposed. The proposed circuits are evaluated and the final structures are suitable in terms of cell number, occupied area, delay and power.



Fig. 13 Simulation results of binary number to Gray code converter circuit in QCA technology






Fig. 14 Obtained outputs from the proposed circuit to convert Gray code to binary



Fig. 15 The results of the proposed circuit simulation for converting BCD code to gray code in QCA technology





**Table 3** Obtained results for the proposed circuits

Proposed designs	Power consumption (meV)	Delay (number of clock cycles)	Cell numbers
First proposed XOR gate	17.6	0.75	20
Second proposed XOR gate	17.3	0.75	28
Proposed parity generator	43.4	1.5	86
Proposed binary numbers to gray code	43.1	0.75	99
Proposed gray code to binary numbers	44.8	2.25	76
Proposed BCD code to Gray code	48.8	1	78

Open Access This article is licensed under a Creative Commons Attribution 4.0 International License, which permits use, sharing, adaptation, distribution and reproduction in any medium or format, as long as you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons licence, and indicate if changes were made. The images or other third party material in this article are included in the article's Creative Commons licence, unless indicated otherwise in a credit line to the material. If material is not included in the article's Creative Commons licence and your intended use is not permitted by statutory regulation or exceeds the permitted use, you will need to obtain permission directly from the copyright holder. To view a copy of this licence, visit http://creativecommons.org/licenses/by/4.0/.

#### References

- Orlov, A.O., Amlani, I., Bernstein, G.H., Lent, C.S., Snider, G.L.: Realization of a functional cell for quantum-dot cellular automata. Science 277(5328), 928–930 (1997)
- Roshan, M.G., Gholami, M.: 4-Bit serial shift register with reset ability and 4-bit LFSR in QCA technology using minimum number of cells and delay. Comput. Electr. Eng. 1(78), 449–462 (2019)
- 3. Amirzadeh, Z., Gholami, M.: Counters designs with minimum number of cells and area in the quantum-dot cellular automata technology. Int. J. Theor. Phys. **58**(6), 1758–1775 (2019)
- Binaei, R., Gholami, M.: Design of multiplexer-based D flip-flop with set and reset ability in quantum dot cellular automata nanotechnology. Int. J. Theor. Phys. 58(3), 687–699 (2019)
- Binaei, R., Gholami, M.: Design of novel D flip-flops with set and reset abilities in quantum-dot cellular automata nanotechnology. Comput. Electr. Eng. 1(74), 259–272 (2019)
- Zoka, S., Gholami, M.: A novel rising edge triggered resettable D flip-flop using five input majority gate. Microprocess. Microsyst. 1(61), 327–335 (2018)
- Rao, N.G., Srikanth, P.C., Sharan, P.: A novel quantum dot cellular automata for 4-bit code converters. Int. J. Light Electron Optics. 127, 4246–4249 (2016)
- Ahmad, F., Bhat, G.M.: Novel code converters based on quantumdot cellular automata (QCA). Int. J. Sci. Res. (IJSR). 5, 364–371 (2014)

- Mustafa, M., Beigh, M.: Design and implementations of quantumdot cellular automata base novel Parity generator and checker circuits with minimum cell complexity and cell count. Indian J. Pure Appl. Phys. 51, 60–66 (2013)
- Chabi, A.M., Samira, S., Shaahin, A., Keivan, N.: Efficient QCA exclusive-or and multiplexer circuits based on a nanoelectroniccompatible designing approach. Int. Schol. Res. Notices (2014)
- Amirzadeh, Z., Gholami, M.: Analysis and design of the pseudorandom bit generator in the technology of quantum-dot cellular automata. Int. J. Theor. Phys. 2019, 1–20 (2019)
- Liu, W., Earl Jr., E.S., Máire O'Neill Jr., A.: Design of semiconductor QCA systems. Artech House, Norwood (2013)
- Zoka, S., Gholami, M.: A novel efficient full adder–subtractor in QCA nanotechnology. Int. Nano Lett. 9(1), 51–54 (2019)
- Gallager, R.: Low-density parity-check codes. IRE Trans. Inf. Theory. 8(1), 21–28 (1962)
- Walus, K., Timothy, J.D., Graham, A.J., Budiman, R.A.: QCADesigner: a rapid design and simulation tool for quantum-dot cellular automata. IEEE Trans. Nanotechnol. 3(1), 26–31 (2004)
- Beigh, M.R., Mohammad, M., Firdous, A.: Performance evaluation of efficient XOR structures in quantum-dot cellular automata (QCA). Circ. Syst. 4(2), 147 (2013)
- Sheikhfaal, S., Shaahin, A., Soheil, S., Mohammad, H.M., Samira, S.: Designing efficient QCA logical circuits with power dissipation analysis. Microelectron. J. 46(6), 462–471 (2015)
- Sarker, A., Ali, N.B., Provash, K.B., Monir, M.: A novel presentation of peres gate (pg) in quantum-dot cellular automata (QCA). Eur. Sci. J. 10, 21 (2014)
- Niemier, M.T.: Designing digital systems in quantum cellular automata, Master's thesis, University of Notre Dame (2004)
- Hashemi, S., Farazkish, R., Navi, K.: New quantum dot cellular automata cell arrangements. J. Comput. Theor. Nanosci. 10, 798– 809 (2013)
- Angizi, S., Alkaldy, E., Bagherzadeh, N., Navi, K.: Novel robust single layer wire crossing approach for exclusive OR sum of products logic design with quantum-dot cellular automata. J. Low Power Electron. 10, 259–271 (2014)

**Publisher's Note** Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

