REGULAR PAPER

# **Hardware attacks: an algebraic approach**

**Samer Moein1 · Fayez Gebali<sup>1</sup> · T. Aaron Gulliver1**

Received: 23 July 2015 / Accepted: 26 January 2016 / Published online: 10 February 2016 © Springer-Verlag Berlin Heidelberg 2016

**Abstract** Many VLSI chips now contain cryptographic processors to secure their data and external communications. Attackers target the hardware to imitate or understand the system design, to gain access to the system or to obtain encryption keys. They may also try to initiate attacks such as denial of service to disable the services supported by a chip, or reduce system reliability. In this paper, an algebraic methodology is proposed to examine hardware attacks based on the attack properties and associated risks. This methodology is employed to construct algorithms to develop hardware attack and defence strategies. It can also be used to predict system vulnerabilities and assess the security of a system.

**Keywords** Hardware attack · Hardware security · Overt attack · Covert attack · Adjacency matrix

# **1 Introduction**

VLSI system designers must now consider the security of a system against internal and external hardware attacks. Significant research has being done to develop cryptographic algorithms and hardware to provide security to systems and their users. Of particular concern are hardware attacks and methods of detecting and counteracting their effects.

 $\boxtimes$  Samer Moein samerm@uvic.ca Fayez Gebali fayez@ece.uvic.ca

> T. Aaron Gulliver agullive@ece.uvic.ca

Most hardware attack classification models proposed in the literature are based on the level at which an attacker accesses the system [\[1\]](#page-11-0). Further, side channel attacks have been classified based on the awareness of the attacks [\[2](#page-11-1)]. Unfortunately, these classifications are overlapping and qualitative in nature. Both system designers and users require a classification which is relevant and useful. Recently, a new approach to classifying hardware attacks was introduced [\[3](#page-11-2),[4\]](#page-11-3) which is based on a comprehensive examination of attack features. The main advantage is the association of quantitative descriptors with each attack. Thus, this method can be used to identify the requirements to successfully launch or defend against an attack. Therefore, this hardware attack classification is used in this paper to illustrate the proposed methodology, but it can be employed with any classification.

Many types of hardware attacks have been identified. One monitors and analyzes the execution time needed during cryptographic processing. This attack was first discussed in [\[5](#page-11-4)], and the first practical implementation was presented in [\[6](#page-11-5)]. A timing attack against the RSA algorithm using the Chinese remainder theorem (CRT) was given in [\[7](#page-11-6)]. An attack against the Rijndael algorithm was presented in [\[8](#page-11-7)]. An attack against the Patterson algorithm within the McEliece public key cryptosystem (PKC) was given in [\[9](#page-11-8)], and against the secret permutation in the McEliece PKC in [\[10](#page-11-9)]. A detailed study of this type of attack was presented in [\[11\]](#page-11-10). Another approach monitors the power consumption by measuring the radiated electromagnetic power  $[12-14]$  $[12-14]$ . The acoustic signals from an encryption coprocessor can also be monitored to obtain key information [\[15](#page-11-13)[–18](#page-11-14)]. Optically enhanced power analysis is an innovative technique that can be used to reveal the current in transistors [\[19](#page-11-15)[–24\]](#page-12-0). Diffused reflections from computer displays can be employed to reconstruct the data on the screen [\[25](#page-12-1),[26\]](#page-12-2). Other examples of hardware attacks



<sup>&</sup>lt;sup>1</sup> Electrical and Computer Engineering, University of Victoria, Victoria, BC, Canada

include data remanence [\[27](#page-12-3)[,28](#page-12-4)] and failure analysis [\[29](#page-12-5)[–31](#page-12-6)]. Additional attacks are discussed in [\[1](#page-11-0)[–4](#page-11-3)[,32](#page-12-7)].

New techniques are constantly being developed to attack the system hardware, and countermeasures for these attacks must be designed. What is required is a comprehensive catalog of attacks which can be expanded as new attacks arise. The proposed methodology can be used to establish and update this catalog based on the properties of each attack. This can be used by security designers to test their systems against emerging threats.

From an attacker perspective, the proposed methodology provides the attacks which match their capabilities and awareness. From a defender perspective, it can be used to identify system vulnerabilities and develop countermeasures. The proposed methodology is flexible and so can incorporate new attacks. Obsolete attacks can also be removed. This methodology is based on a set of attack criteria. Further, weights can be specified for the criteria so that detailed comparisons can be made. Thus as technology changes, the risk levels and weights can be adjusted based on the attacker and/or defender capabilities.

The contributions of this paper are as follows:

- 1. An algebraic methodology is developed for investigating hardware attacks. This provides the first quantitative representation of these attacks. It can be used to easily identify security risks, and study the relationships between hardware attack criteria.
- 2. Algorithms are presented which can be used in designing attack methodologies based on the criteria relationships and weights as well as the current attacker capabilities.
- 3. Algorithms for a defender are presented which can be used to predict and quantify system vulnerabilities. These can determine attacks that affect system security and so can be used to develop countermeasures to protect the system. Moreover, they can identify attacks that the system is secure against.

The remainder of this paper is organized as follows. Section [2](#page-1-0) reviews hardware attack properties and categorizes these properties. The  $L_1$ -norm is used in Sect. [3](#page-2-0) to determine the attack risks. Section [4](#page-3-0) presents an algebraic approach to investigating hardware attacks, and Sect. [5](#page-7-0) presents algorithms based on this methodology. Finally, Sect. [6](#page-11-16) provides some concluding remarks.

# <span id="page-1-0"></span>**2 Hardware attacks**

The goal of hardware attacks is to access a system to obtain stored information, determine the internal structure of the hardware, or inject a fault. A quantified hardware attack classification based on four properties was proposed in [\[3](#page-11-2)[,4](#page-11-3)]. The four properties are accessibility (*A*), resources (*R*), time (*T* ),



<span id="page-1-1"></span>**Fig. 1** Hardware attack classification

and awareness  $(W)$ , as shown in Fig. [1,](#page-1-1) and these are used in this paper to illustrate the proposed methodology. The awareness property (*W*) divides hardware attacks based on the evidence left of an attack on a system. Thus there are two categories, covert and overt. An attack is covert when the victim is not aware that it is taking place. Conversely, an attack is overt when the victim is aware that it has occurred. As in  $[3,4]$  $[3,4]$  $[3,4]$ , we consider three levels for  $(A)$ ,  $(R)$  and  $(T)$ , but additional levels can be added if required.

The accessibility property (*A*) classifies hardware attacks based on the required level of access to a system. This property is divided into three categories: limited, partial, and full access. Limited access refers to no physical connection to the hardware, while with partial access an attacker can connect to the hardware or scan it. Full access means that the attacker can reach the gate level of a chip. The *A* levels are then {full access, partial access, limited access  $\equiv \{1, 2, 3\}.$ 

The resources property  $(R)$  refers to the equipment and manpower needed to successfully launch an attack. This property is divided into three categories: limited, moderate, and excessive resources. Limited resources ( $R < $10,000$ ) includes equipment such as an IC soldering/desoldering station, digital multimeter, universal chip programmer, prototyping boards, power supply, oscilloscope, logical analyzer, and signal generator. Moderate resources (\$10,000  $\leq R \leq$ \$100*,*000) includes equipment such as a laser microscope, laser interferometer navigation, infrared imaging, and photomultipliers. Excessive resources ( $R > $100,000$ ) includes equipment such as a laser cutter, focused-ion beam (FIB), and scanning electron microscope (SEM). The *R* levels are then {excessive resources, moderate resources, limited resources}  $\equiv \{1, 2, 3\}.$ 

The time property  $(T)$  refers to the amount of time, effort, and experience required to execute an attack. This property is divided into three categories: short, medium, and long time. Short time refers to an attack that takes less than a few days to succeed, while medium time refers to an attack that succeeds within weeks, and long time refers to an attack that succeeds



<span id="page-2-1"></span>**Fig. 2** 3D representation of the accessibility (*A*), resources (*R*), and time (*T* ) hardware attack properties

within months. The *T* levels are then {long time, medium time, short time}  $\equiv$  {1, 2, 3}.

Figure [2](#page-2-1) shows a three-dimensional (3D) model where each axis represents one of the properties accessibility (*A*), resources  $(R)$ , and time  $(T)$ . This is based on the approach to quantifying covert hardware attacks in [\[4\]](#page-11-3), and overt hard-ware attacks in [\[3\]](#page-11-2). With this model, an attack is represented as a point in 3D space whose coordinates are  $\mathbf{p} = (a, r, t)$ ,  $1 \le a, r, t \le 3$ . Each point may map to multiple hardware attacks, while an attack maps to a unique point based on the capabilities of the attacker or defender. The focus in [\[3,](#page-11-2)[4\]](#page-11-3) was on placing attacks within the 3D ART model based on the requirements to be successful. To illustrate the proposed methodology, in this paper attacks are located within the 3D ART model based on risk levels.

# <span id="page-2-0"></span>**3 Attack risk levels**

In this section, three attack levels, high, medium and low, are considered based on the results in [\[3,](#page-11-2)[4\]](#page-11-3). Note that as capabilities and technology change the level of an attack can change. For example, deprocessing (DEP) may migrate from low risk to medium risk based on the resources required. Regardless of the awareness, a hardware attack requires certain levels of accessibility, resources, and time, *a*, *r*, and *t*, respectively, to succeed. Based on these values, a risk level can be assigned to an attack with respect to the target system. The *L*1-norm of the attack point **p** in the 3D ART space is given by

<span id="page-2-2"></span>
$$
L_1 = a + r + t.\tag{1}
$$

Based on [\(1\)](#page-2-2), attacks can be quantized into levels. In this paper, three levels are considered: high risk, medium risk, and low risk.

#### **3.1 High risk attacks**

High risk attacks are hardware attacks that require limited capabilities for execution. These attacks require limited resources and little time, so there is typically no evidence left and thus are often covert. Attacks belonging to this level are simple and so many attackers have the necessary resources and expertise. Therefore, this attack level is the most dangerous. Examples of high risk attacks from [\[3,](#page-11-2)[4\]](#page-11-3) are:

- 1. Simple electro-magnetic (SEMA) attack
- 2. Differential electro-magnetic (DEMA) attack
- 3. Frequency based analysis (FBA) attack
- 4. Simple power analysis (SPA) attack
- 5. Fault injection (FIT) attack.

A high risk attack has an *L*1-norm that satisfies the following inequality

$$
8 \le L_1 \le 9. \tag{2}
$$

## **3.2 Medium risk attacks**

Medium risk attacks require capabilities beyond those for a high risk attack, but less than for a low risk attack. Attacks belonging to this level typically require access inside the system or higher permission to access the system than for a high risk attack. For example, the attacker has access to the chip surface but not to the internal circuitry. The attacker may need more time (e.g. to collect data and analyze it), and more resources compared to that for high risk attacks. Attacks belonging to this level cannot be accomplished without sufficient time, resources, and accessibility, which makes them harder than high risk attacks. Therefore, the number of attackers with the necessary resources and expertise will be smaller than that for high risk attacks. Examples of medium risk attacks from [\[3](#page-11-2)[,4](#page-11-3)] are:

- 1. Differential power analysis (DPA) attack
- 2. Timing (TA) attack
- 3. Acoustic (ACA) attack
- 4. Optically enhanced position-locked power analysis (OPLP) attack
- 5. Optical emanation (OEA) attack
- 6. Covert JTAG port (C-JTAG) attack
- 7. Data remanence (DRA) attack
- 8. Fault analysis (FAT) attack
- 9. Overt JTAG port (O-JTAG) attack
- 10. Advanced imaging techniques (AIT) attack.

A medium risk attack has an *L*1-norm that satisfies the following inequality

$$
5 \le L_1 \le 7. \tag{3}
$$



<span id="page-3-1"></span>**Fig. 3** Hardware attacks

# **3.3 Low risk attacks**

Low risk attacks require significant knowledge, equipment and/or time to succeed.Modern chips are multilayer and complicated, so an attack that requires decapsulating a chip to access its internal components can be very difficult to undertake. This type of attack requires full access to the chip, so they are typically not covert. Attacks belonging to this level can usually only be executed by research agencies, governments, organizations, or universities. Therefore, the number of attackers for this level will be much less than for the other levels. Examples of low risk attacks from [\[3](#page-11-2)] are:

- 1. Microprobing (MICRO) attack
- 2. Reverse engineering (RE) attack
- 3. Deprocessing (DEP) attack.

A low risk attack has an *L*1-norm that satisfies the following inequality

$$
3 \le L_1 \le 4. \tag{4}
$$

The attacks given in this section and the associated risk levels will be used to illustrate the proposed methodology in the next section. These attack and their risk levels are shown in Fig. [3.](#page-3-1) Note that the levels are based on the results in [\[3](#page-11-2),[4\]](#page-11-3), and levels based on other classifications can also be employed.

# <span id="page-3-0"></span>**4 Algebraic approach to hardware attacks**

The proposed algebraic approach to hardware attacks is based on the hardware attack classification shown in Fig. [1.](#page-1-1) The numbers in parentheses next to each criterion is the corresponding index, and *Q* is the associated risk. There are several steps in the methodology for both an attacker and a defender. These steps are described in this section.

#### **4.1 Hardware attack table**

Developing a hardware attack table is the first step in the proposed approach. This table is updated by an attacker or defender whenever there is a new attack or a new criteria, or if there are changes in capabilities. It contains weights based on the attacks and associated criteria. Table [1](#page-4-0) includes examples of hardware attacks that have been proposed in the literature.

#### *4.1.1 Criteria weights*

Consider a system that may be vulnerable to the attacks given in Sect. [3](#page-2-0) as shown in Fig. [3.](#page-3-1) The risk levels in this figure (based on Fig. [2\)](#page-2-1), are employed with a weight  $W_i$  for each criteria in Table [1.](#page-4-0) For a given attack, the weight assigned by an attacker or defender satisfies

<span id="page-3-3"></span>
$$
0 \le W_i(\text{Attack}) \le 1,\tag{5}
$$

where *i* is the criterion index. In Table [1,](#page-4-0) an empty element corresponds to a weight of 0, which indicates that the criterion for the given attack is impossible or secure. A weight  $W_i = 1$ indicates that the criterion for the given attack is available or unsecure. For simplicity,  $W_i = 1$  is assumed for all criteria that can affect the system to demonstrate the methodology.

The weighted risk for an attack is based on the risk for the criteria  $(Q_i)$  shown in Fig. [1](#page-1-1) and the corresponding weights *Wi*

<span id="page-3-2"></span>
$$
W_R(\text{Attack}) = \sum_{i=1}^n W_i(\text{Attack}) \times Q_i,
$$
 (6)

#### <span id="page-4-0"></span>**Table 1** Hardware attack table



<sup>a</sup> *N* is the number of attacks a criterion is involved in

where *n* is the number of criteria. If an attacker cannot satisfy one of the criteria for an attack (weight is zero), the weighted risk is set to 0. The range of *WR* is

$$
0 \le W_R(\text{Attack}) \le L_1. \tag{7}
$$

## *4.1.2 Weighted criteria*

The weighted criterion is given by

<span id="page-4-1"></span>
$$
W_C(\text{criterion}) = \sum_{j=1}^{m} W_j(\text{Attack}) \times Q_j,\tag{8}
$$

where *m* is the number of attacks considered.

**Definition 1** The criteria with the largest value of  $W_C$  based on [\(8\)](#page-4-1) are called the critical weighted criteria

<span id="page-4-2"></span>
$$
\widehat{W_C} = \max_{1 \le i \le n} W_C(i),\tag{9}
$$

where *i* is the criterion index.

#### *4.1.3 Attacker table*

An attacker determines the attack weights *Wi* based on their capabilities and the target system. These weights reflect the ability to satisfy a criterion for a given attack. Using [\(6\)](#page-3-2), the weighted risk is obtained and entered in the  $W_R$  column. It is important for an attacker to know for which attacks  $W_R \neq 0$ , as these can be used against the target system. The total weight for each criterion from  $(8)$  is listed in the  $W_C$  row. A goal of an attacker is to increase the criteria weights, particularly the weight of the critical weighted criteria. The best attacks can be considered to be those which have the largest value of  $W_R$  and include a critical weighted criterion  $\overline{W_C}$ .

#### *4.1.4 Defender table*

A defender determines the attack weights  $W_i$  based on their system and capabilities. These weights reflect the capacity to defend against an attack which requires a given criterion. Using [\(6\)](#page-3-2), the weighted risk can be obtained and this is entered in the  $W_R$  column. It is important for a defender to know for which attacks  $W_R \neq 0$ , as these can be used against their system. A goal of a defender is  $W_R = 0$  for all attacks to guarantee the security of the system (which is typically not achievable). The total weight for each criterion from [\(8\)](#page-4-1) is listed in the  $W_C$  row. From a defender perspective, countermeasures should be developed to reduce the criteria weights *WC*, particularly the weights for the critical weighted criteria *W C*.

#### *4.1.5 Attack subsets*

In Fig. [1,](#page-1-1) hardware attacks are classified according to four properties. Each attack then has a combination of four risk values based on these properties. For simplicity, here we do not assign weights for the awareness property. An attacker may be able to undertake multiple attacks depending on their capabilities. For example, if an attacker can launch attacks that require partial access to a system, then they can also launch attacks that need only limited access. Conversely, if a security designer succeeds in protecting a system from partial access attacks, it can still be vulnerable to limited access attacks.

**Definition 2** The ability of an attacker or defender is a point in the 3D ART space which defines their capability to attack or defend a system, respectively, and is given by

$$
\mathbf{p_0} = (a_0, r_0, t_0). \tag{10}
$$

The ability is now used to generate subsets of hardware attacks.

**Definition 3** Attacker coverage  $\mathbf{p}_A$ : the set of criteria levels that an attacker satisfies, defined as

<span id="page-5-0"></span> $\mathbf{p_A} = \{a_A, r_A, t_A\},\$  (11)

where

 $a_0 \le a_A \le 3$ ,  $r_0 \le r_A \le 3$ ,  $t_0 \le t_A \le 3$ .

**Definition 4** Defender coverage  $\mathbf{p}_D$ : the set of criteria levels that a defender has protection against, defined as

$$
\mathbf{p_D} = \{a_D, r_D, t_D\},\tag{12}
$$

where

$$
1 \le a_D \le a_o,
$$
  

$$
1 \le r_D \le r_o,
$$
  

$$
1 \le t_D \le t_o.
$$

#### **4.2 Adjacency matrix for attack properties**

We now examine the relationships between the attack criteria using an adjacency matrix. This matrix characterizes the connections between pairs of criteria, and thus shows the sets of attacks that have a pair of criteria in common. It will be used to determine the collective criteria and critical criteria, which are important for an attacker (resp. defender) to attack (resp. protect) a system. We begin with the following definitions.

**Definition 5** One weight criterion set  $X(i)$ : the subset of hardware attacks which contain criterion *i*, given by

<span id="page-5-1"></span>
$$
X(i) = \{ \text{Attack} | W_i(\text{Attack}) > 0 \}. \tag{13}
$$

**Definition 6** Two weight criteria set  $X(i, j)$ : the subset of hardware attacks that contain criteria *i* and *j*, given by

<span id="page-5-2"></span>
$$
X(i, j) = \{ \text{Attack} | W_i(\text{Attack}) \cdot W_j(\text{Attack}) > 0 \}. \tag{14}
$$

**Definition 7** Three weight criteria set  $X(i, j, k)$ : the subset of hardware attacks that contain criteria *i*, *j*, and *k*, given by

<span id="page-5-3"></span>
$$
X(i, j, k)
$$
  
= {Attack| $W_i$ (Attack) ·  $W_j$ (Attack) ·  $W_k$ (Attack) > 0}. (15)

Assuming there are *n* criteria, the *adjacency matrix* **R** is a binary  $(0 - 1)$  square, symmetric  $n \times n$  matrix where  $r(i, j) = r(j, i) = 1$  indicates that there is a subset  $X(i, j)$ of hardware attacks that contain criteria *i* and *j*.



The adjacency matrix corresponding to the hardware attacks in Table [1](#page-4-0) is



where

$$
r(i, j) = r(j, i) = 1 \Rightarrow X(i) \cap X(j) \neq \emptyset.
$$
 (16)

In  $\mathbf{R}_1$ ,  $r(5, 8) \equiv r$  (full access, excessive resources) = 1 indicates that a subset of hardware attacks require the criteria full access and excessive resources. From Table [1,](#page-4-0) this subset is  $X(5, 8) = \{RE, DEP\}.$ 

#### *4.2.1 Row entries in R*

Assume there are *v* entries  $r(i, j) = 1$  in row *i*. The relationship among the subsets of criteria in a single row is described by

$$
\forall i: r(i, j) = 1 \implies X(i) \cap X(j) \neq \emptyset. \tag{17}
$$

Combining any  $0 < k \leq v$  combinations of these entries will generate an attack subset. Thus, the number of subsets is

<span id="page-6-0"></span>
$$
\sum_{k=1}^{v} {v \choose k} = 2^{v} - 1.
$$
 (18)

For example, consider row 3 in  $\mathbf{R}_1$ . There are  $v = 5$  non zero entries corresponding to  $j = 1, 6, 7, 9, 10$ , which gives the subsets

$$
X(3, 1) = {SEMA, DEMA, FBA}
$$
  
\n $X(3, 6) = {SEMA, DEMA, FBA}$   
\n $X(3, 7) = {OEA}$   
\n $X(3, 9) = {SEMA}$   
\n $X(3, 10) = {DEMA, FBA, OEA}$ .

From  $(18)$ , there are 31 possible subsets.

The subset of hardware attacks that satisfy at least one criteria in addition to criterion *i* is

<span id="page-6-1"></span>
$$
X^{\cup}(i) = \bigcup_{r(i,j)\neq 0} X(i,j). \tag{19}
$$

As an example, suppose that the subset of hardware attacks is required that satisfies one or more of criteria 6 and 7 as well as criterion 3. Using [\(19\)](#page-6-1) gives

$$
X^{\cup}(3) = \bigcup_{j \in \{6,7\}} X(3, j)
$$
  
= X(3, 6) \cup X(3, 7)  
= {SEMA, DEMA, FBA} \cup {OEA}  
= {SEMA, DEMA, FBA, OEA}

Conversely, the subset of hardware attacks that have all of a set of criteria including criterion *i* is given by

<span id="page-6-2"></span>
$$
X^{\cap}(i) = \bigcap_{r(i,j)\neq 0} X(i,j).
$$
 (20)

As an example, suppose the subset of hardware attacks is required that satisfies both criteria 6 and 9 as well as criterion 3. Using [\(20\)](#page-6-2) gives

$$
X^{\cap}(3) = \bigcap_{j \in \{6,9\}} X(3, j)
$$
  
= X(3, 6) \cap X(3, 9)  
= {SEMA, DEMA, FBA} \cap {SEMA}  
= {SEMA}.

Since **R** is a square, symmetric matrix, the same relationships between the criteria subsets can be obtained using the columns instead of the rows.

**Definition 8** Collective criteria  $(C(i))$ : the number of criteria that can be combined with criterion *i* to produce a subset of hardware attacks, which is given by

<span id="page-6-3"></span>
$$
C(i) = \sum_{j=1}^{n} r(i, j).
$$
 (21)

**Definition 9** Critical criterion  $(\hat{i})$ : a criterion that can be combined with the maximum number of criteria to produce subsets of hardware attacks, which is given by

<span id="page-6-5"></span>
$$
\hat{i} = \max_{1 \le i \le n} C(i). \tag{22}
$$

The values of [\(21\)](#page-6-3) for the example are given in Table [2,](#page-7-1) and show that the range of  $C(i)$  is

<span id="page-6-4"></span>
$$
3 \le C(i) \le 7. \tag{23}
$$

From  $(23)$ ,  $\hat{i} = 7$ , so that moderate resources (criterion 7) and medium time (criterion 10) are the critical criteria.

<span id="page-7-1"></span>

# <span id="page-7-0"></span>**5 Algorithms**

The purpose of this section is to present algorithms to identify sets of candidate attacks based on the attacker/defender table. Three attack algorithms are proposed. These algorithms have the same steps from line [1](#page-7-2) to line [3](#page-7-3) and from line [5](#page-7-4) to line [16.](#page-7-5)

For a given target system, on line [2](#page-7-6) the ability point  $\mathbf{p}_0 =$  $(a_0, r_0, t_0)$  and awareness are inputs. For example, suppose  $\mathbf{p}_0 = (2, 2, 2)$  and covert are inputs. Then on line [3,](#page-7-3) Table [1](#page-4-0) is updated with new attacks or changes since the table was last modified. The weights *W* are obtained according to [\(5\)](#page-3-3). For simplicity,  $W = 1$  is assumed in all cases which indicates that the attacker is able to provide all criteria needed for the attacks. For the defender, this would indicate that the system is vulnerable to numerous attacks. Lines [5–](#page-7-4)[16](#page-7-5) calculate the attack coverage using [\(11\)](#page-5-0) based on the corresponding ability. For the example, the attacker coverage is  $\{(2, 2, 2), (2, 2, 3),\}$  $(2, 3, 3), (3, 3, 3)$ . Each point corresponds to a set of hardware attacks, namely  $\mathbf{p} = (2, 2, 2) = \{AIT\}, \mathbf{p} = (2, 2, 3) = \emptyset$ ,  $\mathbf{p} = (2, 3, 3) = \{SPA\}$ , and  $\mathbf{p} = (3, 3, 3) = \{SEMA\}$ . Note that FIT is not included as it is an overt attack. The algorithms then determine a set of attacks based on the ability and requirements.

#### **5.1 Attacks based on criteria relationships**

<span id="page-7-16"></span><span id="page-7-11"></span>Algorithm [1](#page-7-7) is based on the relations between all criteria involved in the hardware attacks. It is used to generate attacks based on a set of one to three preferred criteria, i.e. criteria the attacker is considering to launch an attack. These criteria should belong to different categories. On line [17](#page-7-8) in Algorithm [1,](#page-7-7) [\(21\)](#page-6-3) is used to solve for the collective criteria, and [\(22\)](#page-6-5) to obtain the critical criteria. From  $\mathbf{R}_1$ , the critical criteria are moderate resources (criteria 7) and medium time (criteria 10). On line [18,](#page-7-9) a subset of hardware attacks is obtained based on a critical criterion using [\(13\)](#page-5-1). On line [19,](#page-7-10) two critical

criteria are considered (if more than one exists), using [\(14\)](#page-5-2), The subset for three criteria are obtained using [\(15\)](#page-5-3) on line [20.](#page-7-7)

<span id="page-7-6"></span><span id="page-7-4"></span><span id="page-7-3"></span><span id="page-7-2"></span>

## <span id="page-7-10"></span><span id="page-7-9"></span><span id="page-7-8"></span><span id="page-7-7"></span><span id="page-7-5"></span>**5.2 Attacks based on selected attack criteria**

Algorithm [2](#page-7-11) is based on the preferred criteria and provides attacks which have combinations of these criteria. On line [17](#page-7-12) in Algorithm [2,](#page-7-11) the hardware attack table (Table [3\)](#page-8-0) is used

<span id="page-7-17"></span><span id="page-7-15"></span><span id="page-7-14"></span><span id="page-7-13"></span><span id="page-7-12"></span>

<span id="page-8-0"></span>



<sup>a</sup> *N* is the number of attacks a criterion is involved in

to construct  $\bf{R}$ . For the example,  $\bf{R}_1$  is obtained. This matrix provides the relationships between each pair of criteria. On line [18,](#page-7-13) the number of preferred criteria to launch an attack is selected, i.e. the value of  $v$  in  $(18)$ . On line [19,](#page-7-14) the number of combinations of preferred criteria is selected, i.e. the value of  $k$  in [\(18\)](#page-6-0). Then on line  $20$ , (18) is used to determine the number of combinations *X* based on *v* and *k*. On line [22,](#page-7-16) a subset of hardware attacks is generated for each value in  $\{1, \ldots, X\}$ . On line [23,](#page-7-17) the common attacks between the sets of attacks are obtained using  $(20)$ , or they are combined using [\(19\)](#page-6-1). Finally, line [26](#page-7-11) generates the hardware attack set that matches the preferred criteria. This algorithm is used when hardware attacks are required based on one criterion, or when criteria are combined according to specific criteria.

#### **5.3 Attacks based on criteria occurrence**

Algorithm [3](#page-9-0) selects attacks based on the criteria involved and their weights. Then the best attacks to use against a system are chosen. The highest value of  $\hat{N}$  is selected on line [17](#page-9-1) in

Algorithm [3,](#page-9-0) the highest value of  $W_R$  is selected on line [18,](#page-9-2) and the highest value of  $W_C$  is selected on line [19.](#page-9-3) One or more of the equations on lines [20–](#page-9-4)[23](#page-9-5) is used to generate a hardware attack set based on the critical criteria  $W_C$ ,  $N$ , or both. An attack set can also be chosen that contains *W R*.

For example, consider a target system with  $\mathbf{p_0} = (3, 2, 2)$ and covert as inputs, which means the attacker can have limited access, moderate resources, and moderate time. On line [3,](#page-9-6) Table [4](#page-9-7) is generated. Note that some of the attack criteria differ from those in Table [3](#page-8-0) because advanced measuring techniques are available, i.e. the accessibility for SPA is limited access. For illustration purposes,  $W = 1$  is assumed to indicate that the attacker meets the criterion needed for an attack, and  $W = 0$  to indicate that the criterion is not met. Lines [5](#page-9-8)[–16](#page-9-9) calculate the attack coverage using [\(11\)](#page-5-0) based on the corresponding ability. The attacker coverage is  $\{(3, 2, 2),\}$ (3, 2, 3), (3, 3, 2), (3, 3, 3)}. Each point corresponds to a set of hardware attacks, namely  $\mathbf{p} = (3, 2, 2) = \{OEA\}, \mathbf{p} = (3, 1)$ 2, 3) =  $\emptyset$ ,  $\mathbf{p} = (3, 3, 2) = \{DEMA, DPA, FBA, TA\}$ , and  $\mathbf{p} =$  $(3, 3, 3) = {SEMA, SPA}$ . On line [17,](#page-9-1) the criteria involved in

**Algorithm 3** Attacks based on criteria occurrence

<span id="page-9-8"></span><span id="page-9-6"></span>1: Given: target system 2: Input:  $\mathbf{p}_0 = (a_0, r_0, t_0)$ , Awareness 3: Update the hardware attack table 4: Initialize:  $\mathbf{S_T}, \mathbf{S_X}, N, W_R, W_C = \emptyset, N, W_R, W_C = 0;$ 5: Initialize:  $a = a_0, r = r_0, t = t_0$ ; 6: **while**  $a \leq 3$  **do**<br>7: **while**  $r \leq 3$  **d** 7: **while**  $r \leq 3$  **do**<br>8: **while**  $t \leq 3$  **d** 8: **while**  $t \le 3$  **do**<br>9: **Sp** =  $(a_4, r_4)$ 9:  $\mathbf{S_P} = (a_A, r_A, t_A);$ <br>10:  $\mathbf{S_T} \leftarrow \mathbf{S_T} \cup \mathbf{S_T}.$ 10:  $S_T \leftarrow S_T \cup S_P;$ <br>11:  $t = t + 1;$ 11:  $t = t + 1;$ <br>12: **end while** end while 13:  $r = r + 1$ ;<br>14: **end while** end while 15:  $a = a + 1$ ; 16: **end while** 17:  $\hat{N}$  = max *N* from Table [1;](#page-4-0) 18:  $W_R = \max_{R} W_R$  from Table [1;](#page-4-0) 19: Obtain  $W_C$  using [\(9\)](#page-4-2); 20:  $S_X = W_R$  from Table [1](#page-4-0) OR 21:  $S_X = N \cap W_R$  using [\(20\)](#page-6-2) OR 22:  $\mathbf{S_X} = N \cup W_C$  using [\(19\)](#page-6-1) OR<br>23:  $\mathbf{S_X} = \hat{N} \cup \widehat{W_C} \cap \widehat{W_R}$  using (19) and [\(20\)](#page-6-2) 24: Output: Attack set  $S_X$ 

<span id="page-9-11"></span><span id="page-9-10"></span><span id="page-9-9"></span><span id="page-9-5"></span><span id="page-9-4"></span><span id="page-9-3"></span><span id="page-9-2"></span><span id="page-9-1"></span><span id="page-9-0"></span>the greatest number of attacks is calculated, which is {limited resources, medium time} with a value of 10. On line [18,](#page-9-2) the highest weighted risk among the attacks is determined, which is 9 corresponding to {SEMA, SPA}. On line [19,](#page-9-3) the highest

<span id="page-9-7"></span>**Table 4** Attacker table

weighted criteria is calculated, which is 30 corresponding to {limited resources}. Lines [20–](#page-9-4)[23](#page-9-5) provide the hardware attack set. If line [20](#page-9-4) is chosen, the set is {SEMA, SPA}, if line [21](#page-9-10) is chosen, the set is {SEMA, SPA}, if line [22](#page-9-11) is chosen, the set is {SEMA, DEMA, FBA, SPA, DPA, TA}, and if line [23](#page-9-5) is chosen, the set is {SEMA, SPA}. The algorithm can be executed multiple times to obtain different attack sets and also whenever criteria change.

# **5.4 Defence algorithms**

The three attack algorithms can also be used by a defender. An attacker uses the output attack sets to launch an attack against a system, while a defender uses the output sets to develop countermeasures to protect their system against these attacks. The algorithms can also be used to examine the system by modifying lines [5](#page-11-17)[–16,](#page-11-18) as shown in Algorithm [4.](#page-11-19) The modified algorithms allow the defender to determine the hardware attacks that their capabilities can protect against. Further, they aid the defender in examining their system against new attacks or changes in attack criteria. The defender should consider all possible approaches an attacker may use to launch an attack, so variations of the same attack may exist in the defender table. For example, there could be two DEP attacks, say DEP-1 and DEP-2, where DEP-1 assumes that the attacker uses in-house resources,



<sup>a</sup> *N* is the number of attacks a criterion is involved in

#### <span id="page-10-0"></span>**Table 5** Defender table



<sup>a</sup> *N* is the number of attacks a criterion is involved in

while DEP-2 assumes the attacker using outsourcing and so requires fewer resources.

For example, consider a target system with  $\mathbf{p_0} = (2, 2, 2)$ and covert as inputs. This indicates the security of the system prevents against attacks with partial access, moderate resources, and medium time. The defender employs Algorithm [4](#page-11-19) to retrieve the set of attacks that can threaten their system. The defence table obtained is given in Table [5.](#page-10-0) This shows that some attacks can be executed at different accessibility levels. Thus some attacks are duplicated with different criteria, i.e. SPA-1 with limited access and SPA-2 with partial access depending on the measuring technique employed by an attacker. For illustration purposes,  $W = 1$  is assumed to indicate that a criterion is not secure, and  $W = 0$  to indicate that a criterion is secure. Lines [5–](#page-11-17)[16](#page-11-18) provide the defender coverage which is  $\{(2, 2, 2), (2, 2, 1), (2, 1, 2), (2, 1, 1), (1, 2,$  $2$ ),  $(1, 2, 1)$ ,  $(1, 1, 2)$ ,  $(1, 1, 1)$ . Each point corresponds to a set of hardware attacks for which the system is protected, namely **p** =  $(2, 2, 2)$  = {AIT}, **p** =  $(2, 2, 1)$  =  $\emptyset$ , **p** =  $(2, 1, 2)$  =  $\emptyset$ , **p** =  $(2, 1, 1) = \emptyset$ ,  $\mathbf{p} = (1, 2, 2) = \emptyset$ ,  $\mathbf{p} = (1, 2, 1) = \{$ MICRO, DEP-2},  $\mathbf{p} = (1, 1, 2) = \emptyset$ , and  $\mathbf{p} = (1, 1, 1) = \{RE, DEP-1\}$ . On line [17,](#page-11-20) the criteria involved in the greatest number of attacks is calculated, which is {limited resources} with a value of 16. On line [18,](#page-11-21) the highest weighted risk among the attacks is determined, which is 9 corresponding to {SEMA, SPA-1, TA-1}. On line [19,](#page-11-22) the highest weighted criteria is calculated, which is 48 corresponding to {limited resources}. Lines [20–](#page-11-23) [23](#page-11-24) provide the hardware attack set. If line [20](#page-11-23) is chosen, the set is {SEMA, SPA-1, TA-1}, if line [21](#page-11-25) is chosen, the set is {SEMA, SPA-1, TA-1}, if line [22](#page-11-26) is chosen, the set {SEMA,

**Algorithm 4** Defence based on criteria occurrence

<span id="page-11-17"></span>1: Given: target system 2: Input:  $\mathbf{p}_0 = (a_0, r_0, t_0)$ , Awareness 3: Update the hardware attack table 4: Initialize:  $\mathbf{S_T}, \mathbf{S_X}, N, W_R, W_C = \emptyset, N, W_R, W_C = 0;$ 5: Initialize:  $a = a_0, r = r_0, t = t_0;$ 6: **while**  $a \ge 1$  **do**<br>7: **while**  $r > 1$  **d** 7: **while**  $r \ge 1$  **do**<br>8: **while**  $t > 1$  **d** 8: **while**  $t \ge 1$  **do**<br>9: **Sp** =  $(a_4, r_4)$ 9:  $\mathbf{S_P} = (a_A, r_A, t_A);$ <br>10:  $\mathbf{S_T} \leftarrow \mathbf{S_T} \cup \mathbf{S_T}.$ 10:  $S_T \leftarrow S_T \cup S_P;$ <br>11:  $t = t - 1;$ 11:  $t = t - 1;$ <br>12: **end while** end while 13:  $r = r - 1$ ;<br>14: **end while** end while 15:  $a = a - 1$ ; 16: **end while** 17:  $\hat{N}$  = max *N* from Table [1;](#page-4-0) 18:  $W_R = \max_{R} W_R$  from Table [1;](#page-4-0) 19: Obtain  $W_C$  using [\(9\)](#page-4-2); 20:  $S_X = W_R$  from Table [1](#page-4-0) OR 21:  $S_X = N \cap W_R$  using [\(20\)](#page-6-2) OR 22:  $\mathbf{S_X} = N \cup W_C$  using [\(19\)](#page-6-1) OR<br>23:  $\mathbf{S_X} = \hat{N} \cup \widehat{W_C} \cap \widehat{W_R}$  using (19) and [\(20\)](#page-6-2) 24: Output: Attack set S<sub>X</sub>

<span id="page-11-26"></span><span id="page-11-25"></span><span id="page-11-24"></span><span id="page-11-23"></span><span id="page-11-22"></span><span id="page-11-21"></span><span id="page-11-20"></span><span id="page-11-19"></span><span id="page-11-18"></span>SPA-1, TA-1}, and if line [23](#page-11-24) is chosen, the set is {SEMA, SPA-1, TA-1}. This indicates that the system is vulnerable to these three attacks. The defender must consider developing countermeasures to these attacks, and the common criterion can be considered as the best approach to achieving this goal. The defender can also execute the other algorithms to examine the system from different perspectives.

# <span id="page-11-16"></span>**6 Conclusion**

A methodology was proposed to develop hardware attack and defence strategies. Algorithms were presented to reveal system vulnerabilities and assess the security of a system. This approach is flexible and can easily be adapted to system modifications and changes in attacker and/or defender capabilities, as well as new hardware attacks. The attack criteria were categorized according to four properties: awareness (*W*), accessibility (*A*), resources (*R*), and time (*T* ). For each attack, weights are assigned to the criteria depending on the capability of the attacker or defender to satisfy or protect against the criteria. A binary adjacency matrix was also defined to aid in classifying hardware attacks.

## **References**

- <span id="page-11-0"></span>1. Skorobogatov, S.: Semi-invasive attacks: a new approach to hardware security analysis. Ph.D. dissertation, University of Cambridge, Cambridge (2005)
- <span id="page-11-1"></span>2. Zhou, Y., Feng, D.: Side-channel attacks: ten years after its publication and the impacts on cryptographic module security testing. IACR Cryptol ePrint Arch (2005)
- <span id="page-11-2"></span>3. Moein, S., Gebali, F.: Quantifying overt hardware attacks: using ART schema. In: Computer Science and its Appl. Lecture Notes in Electrical Engineering, vol. 330, pp. 511–516. Springer, New York (2015)
- <span id="page-11-3"></span>4. Moein, S., Gebali, F., Traore, I.: Analysis of covert hardware attacks. J. Converg. **5**(3), 26–30 (2014)
- <span id="page-11-4"></span>5. Kocher, P.C.: Timing attacks on implementations of Diffie– Hellman, RSA, DSS, and other systems. In: Advances in Cryptology. Lecture Notes in Computer Science, vol. 1109, pp. 104–113. Springer, New York (1996)
- <span id="page-11-5"></span>6. Dhem, J.-F., Koeune, F., Leroux, P.-A., Mestré, P., Quisquater, J.-J., Willems, J.-L.: A practical implementation of the timing attack. In: Smart Card Research and Applications. Lecture Notes in Computer Science, vol. 1820, pp. 167–182. Springer, New York (2000)
- <span id="page-11-6"></span>7. Schindler, W.: A timing attack against RSA with the Chinese remainder theorem. In: Cryptographic Hardware and Embedded Systems. Lecture Notes in Computer Science, vol. 1965, pp. 109– 124. Springer, New York (2000)
- <span id="page-11-7"></span>8. Koeune, F., Quisquater, J.-J.: A timing attack against Rijndael. UCL Crypto Group Technical Report CG-1999/1 (1999)
- <span id="page-11-8"></span>9. Shoufan, A., Strenzke, F., Molter, H.G., Stöttinger, M.: A timing attack against Patterson algorithm in the McEliece PKC. In: Information, Security and Cryptology. Lecture Notes in Computer Science, vol. 5984, pp. 161–175. Springer, New York (2009)
- <span id="page-11-9"></span>10. Strenzke, F.: A timing attack against the secret permutation in the McEliece PKC. In: Post-Quantum Cryptography. Lecture Notes in Computer Science, vol. 6061, pp. 95–107. Springer, New York (2010)
- <span id="page-11-10"></span>11. Rebeiro, C., Mukhopadhyay, D., Bhattacharya, S.: Timing Channels in Cryptography. Springer, New York (2015)
- <span id="page-11-11"></span>12. Hajime, U., Sho, E., Homma, N., Hayashi, Y., Takafumi, A.: Electromagnetic analysis against public-key cryptographic software on embedded OS. IEICE Trans. Commun. **E98-B**(7), 1242–1249 (2015)
- 13. Kim, H., Bruce, N., Lee, H.-J., Choi, Y., Choi, D.: Side channel attacks on cryptographic module: EM and PA attacks accuracy analysis. In: Information Science and Applications. Lecture Notes in Electrical Engineering, vol. 339, pp. 509–516. Springer, New York (2015)
- <span id="page-11-12"></span>14. Quisquater, J.-J., Samyde, D.: Electromagnetic analysis (EMA): measures and counter-measures for smart cards. In: Smart Card Programming and Security. Lecture Notes in Computer Science, vol. 2140, pp. 200–210. Springer, New York (2001)
- <span id="page-11-13"></span>15. Backes, M., Dürmuth, M., Gerling, S., Pinkal, M., Sporleder, C.: Acoustic side-channel attacks on printers. In: Proc. USENIX Conf. on Security, pp. 307–322 (2010)
- 16. Berger, Y., Wool, A., Yeredor, A.: Dictionary attacks using keyboard acoustic emanations. In: Proc. ACM Conf. on Computer and Commun. Security, pp. 245–254 (2006)
- 17. Shamir, A., Tromer, E.: Acoustic cryptanalysis on nosy people and noisy machines. <http://www.tau.ac.il/~tromer/acoustic/ec04rump/> (2004). Accessed 23 June 2015
- <span id="page-11-14"></span>18. Wright, P., Greengrass, P.: Spycatcher: The Candid Autobiography of a Senior Intelligence Officer. Bantam Doubleday Dell, New York (1987)
- <span id="page-11-15"></span>19. Joye, M., Paillier, P., Schoenmakers, B.: On second-order differential power analysis. In: Cryptographic Hardware and Embedded Systems. Lecture Notes in Computer Science, vol. 3659, pp. 293– 308. Springer, New York (2005)
- 20. Kocher, P., Jaffe, J., Jun, B.: Differential power analysis. In: Advances in Cryptology. Lecture Notes in Computer Science, vol. 3659, pp. 388–397. Springer, New York (1999)
- 21. Kocher, P., Jaffe, J., Jun, B., Rohatgi, P.: Introduction to differential power analysis. J. Cryptogr. Eng. **1**(1), 5–27 (2011)
- 22. Mahanta, H.J., Azad, A.K., Khan, A.K.: Differential power analysis: attacks and resisting techniques. In: Proc. Inform. Sys. Design

and Intelligent Appl., Advances in Intelligent Systems and Computing, vol. 340, pp. 349–358. Springer, New York (2015)

- 23. Mangard, S., Oswald, E., Popp, T.: Power Analysis Attacks: Revealing the Secrets of Smart Cards. Springer, New York (2007)
- <span id="page-12-0"></span>24. Skorobogatov, S.: Optically enhanced position-locked power analysis. In: Cryptographic Hardware and Embedded Systems. Lecture Notes in Computer Science, vol. 4249, pp. 61–75. Springer, New York (2006)
- <span id="page-12-1"></span>25. Kuhn, M. G.: Optical time-domain eavesdropping risks of CRT displays. In: Proc. IEEE Symp. on Security and Privacy, pp. 3–18 (2002)
- <span id="page-12-2"></span>26. Loughry, J., Umphress, D.: Information leakage from optical emanations. ACM Trans. Inf. Syst. Secur. **5**(3), 262–289 (2002)
- <span id="page-12-3"></span>27. Skorobogatov, S.: Low temperature data remanence in static RAM. University of Cambridge, Computer Laboratory Technical Report 536, (2002)
- <span id="page-12-4"></span>28. Skorobogatov, S.: Data remanence in flash memory devices. In: Cryptographic Hardware and Embedded Systems. Lecture Notes in Computer Science, vol. 3659, pp. 339–353. Springer, New York (2005)
- <span id="page-12-5"></span>29. ElMrabet, N., Fournier, J.J.A., Goubin, L., Lashermes, R.: A survey of fault attacks in pairing based cryptography. Cryptogr. Commun. **7**(1), 185–205 (2015)
- 30. Piscitelli, R., Bhasin, S., Regazzoni, F.: Fault attacks, injection techniques and tools for simulation. In: Proc. Int. Conf. on Design and Technology of Integrated Systems in Nanoscale Era, pp. 1–6 (2015)
- <span id="page-12-6"></span>31. Wills, K.S., Lewis, T., Billus, G., Hoang, H.: Optical beam induced current applications for failure analysis of VLSI devices. In: Proc. Int. Symp. for Testing and Failure, Analysis, pp. 21–26 (1990)
- <span id="page-12-7"></span>32. Tehranipoor, M., Wang, C.: Introduction to Hardware Security and Trust (Eds.). Springer, New York (2012)