RESEARCH ARTICLE-ELECTRICAL ENGINEERING

A Novel Tunable Grounded Positive and Negative Active Inductor Simulator and Impedance Multiplier

Muneer A. Al-Absi1,[2](http://orcid.org/0000-0002-5489-958X) · Abdulaziz Al-Khulaifi¹

Received: 29 September 2021 / Accepted: 16 December 2021 / Published online: 9 October 2022 © King Fahd University of Petroleum & Minerals 2022

Abstract

His paper presents a new tunable positive and negative active inductor simulator and positive and negative capacitance and resistance multiplier. The proposed designs use only one second-generation voltage-mode conveyor (VCII+), one OTA and two passive elements. Applications to the proposed designs in the design of different types of filters are also presented. The functionality of the designs is confirmed using simulation and experimentally.

Keywords Active inductor · Tunable impedance multiplier · Integrated circuits · Negative impedance · Filters · Compensation

1 Introduction

Active inductors simulator and impedance scaling circuits play essential role in many applications. This include but not limited to active filters, oscillators, phase shifters, etc. [\[1](#page-5-0)[–3\]](#page-5-1). Simulated inductors offers some advantages such as integration, low area, and high quality factor. There are many designs available in the literature. The recent design in [\[1\]](#page-5-0) used a single second-generation voltage-mode conveyor and three passive components. The drawback of this design is that it requires two identical resistors to obtain a lossless active inductor and not suitable for very low frequency applications. The design in [\[2\]](#page-5-2) is complex because it uses three CFOA and four passive elements. In [\[3\]](#page-5-1), a CFOA based design is used with three passive elements and the capacitor is floating which is not preferable. The drawback of this design is that it is lossy inductor.Other applications, required impedance multiplier to scale up a capacitance or resistance for very low frequency applications such as filters for biomedical systems where large capacitance or resistance are needed [\[4\]](#page-5-3). There are many designs in the open literature. The design in [\[5\]](#page-5-4) used three OTAs to design a capacitance multiplier.

B Muneer A. Al-Absi mkulaib@kfupm.edu.sa

¹ Electrical Engineering Department, King Fahd University of Petroleum & Minerals, P. O. Box 1139, Dhahran 32261, Saudi Arabia

Interdisciplinary Center of Smart Mobility and Logistics, King Fahd University of Petroleum & Minerals, P.O. Box 1139, Dhahran 32261, Saudi Arabia

In [\[6\]](#page-5-5), a MOSFET-based impedance multiplier is presented. The drawback of this design is that it is not tunable. A three current-controlled current amplifier approach is presented in [\[7\]](#page-5-6). The design is limited to capacitance and resistance multiplier. The design in [\[8\]](#page-5-7) used current mirror aspect ratio for capacitance multiplier and hence no tunability. A universal immittance simulator is presented in [\[9\]](#page-5-8) where three CCIIs are used with three to four passive elements. A current-Conveyor based approach for R and C multiplier only is presented in [\[10\]](#page-5-9). The design in [\[11\]](#page-5-10) uses three OTAs and two equal values capacitors to implement capacitance multiplier only. In [\[12\]](#page-5-11), a differential amplifier-based capacitance multiplier only is presented. The design in [\[13\]](#page-5-12) is a capacitance multiplier only. References [\[14,](#page-5-13) [15\]](#page-5-14) present current mirror-based capacitance multipliers in which the tunability is not possible. The design in [\[16\]](#page-5-15) used CCII and OTA to implement capacitor and resistor multiplier only. In [\[17\]](#page-5-16), a grounded inductor simulator is presented. The design used two CFOA and four passive elements. The design in [\[18\]](#page-5-17) used VCII to implement capacitance multiplier only and it uses floating capacitor. In [\[19\]](#page-5-18), one INIC and one IVIC and three passive elements were used to simulate grounded active inductor. The design in [\[20\]](#page-5-19), used two inverting buffers and one CCII and three passive element one of them is a floating capacitor to simulate grounded inductor. A modified MD VCC and three passive element were used to implement a lossy active inductor is presented in [\[21\]](#page-5-20).

This paper presents a novel, tunable positive and negative active inductor simulator and positive and negative capacitance and resistance multiplier. The rest of the paper is

Fig. 1 Circuit diagram of the proposed design

Fig. 2 Voltage-mode conveyor

organized as a follows: The proposed design is presented in Sect. [2.](#page-1-0) Simulation and experimental results are presented in Sect. [3.](#page-2-0) The paper conclusion is presented in Sect. [4.](#page-4-0)

2 Proposed Design

The proposed design is shown in Fig. [1.](#page-1-1) It consists of a second-generation voltage-mode conveyor (VCII+), operational transconductance amplifier (OTA) and only two passive components.

The relationship between voltage and currents terminals of VCII are represented as:

$$
i_x = \pm \beta i_y, V_z = \alpha V_x, V_y = 0 \tag{1}
$$

where β and α are current gain.

The terminal characteristic of the VCII are: high impedance at *X* node and low impedance at *Y* and *Z* nodes (Fig. [2\)](#page-1-2).

with reference to Fig. [1,](#page-1-1) the input impedance is given by:

$$
Z_{\rm in} = \frac{V_s}{I_s} = \frac{V_s}{I_y - I_o} \tag{2}
$$

$$
i_0 = V_Z \times g_m = i_x Z_2 g_m = -i_y Z_2 g_m \tag{3}
$$

Fig. 3 Circuit diagram negative impedance simulator and resistance multiplier

But, $i_y = V_s/Z_1$, then the input impedance is written as:

$$
Z_{in} = \frac{Z_1}{1 + Z_2 g_m} \tag{4}
$$

where, $g_m = 20 \times I_B$ is the OTA transconductance and I_B is the OTA bias current.

From Eq. [\(4\)](#page-1-3), the circuit can be used to implement a tunable grounded active inductor and capacitance multiplier as follows:

1. *Active inductor simulator*

If $Z_1 = R_1$, and $Z_2 = \frac{1}{sC_2}$, the input impedance is given by:

$$
Z_{\rm in} = sC_2 \frac{R_1}{20 \times I_{\rm B}} = sL \tag{5}
$$

where $L = C_2 \frac{R_1}{20 \times I_B}$ Eq. [\(5\)](#page-1-4) implements a tunable inductor and the value of the inductance is controlled using R_1 and *I*B.

2. *Capacitance multiplier*

If $Z_1 = \frac{1}{sC_1}$ and $Z_2 = R_2$, then the input impedance is given by:

$$
Z_{\rm in} = \frac{1}{sC_1(1 + 20 \times R_2 I_{\rm B})}
$$
(6)

The original capacitance is multiplied by $(1 + 20 \times R_2 I_B)$ and can be tuned using R_2 and I_B . The modified circuit in Fig. [1](#page-1-1) is shown in Fig. [3](#page-1-5) and used to implement a tunable positive and negative resistance multiplier, negative active inductor simulator and negative capacitance multiplier as follows:

With reference to Fig. [3,](#page-1-5) the input impedance Z_{in} is given by:

$$
Z_{\rm in} = \frac{Z_1}{1 - Z_2 g_m} \tag{7}
$$

3. Resistance multiplier

D

From [\(7\)](#page-1-6), if $Z_{2}g_m < 1$, then Z_1 will be scaled up.

If $Z_1 = R_1$ (the resistance to be scaled up), $Z_2 = R_2$, then the input impedance is given by:

$$
Z_{\text{in}} = \frac{R_1}{(1 - 20 \times R_2 I_B)}
$$
(8)
And $0 \le 20 \times R_2 I_B < 1$.

4. Negative resistance

From Eq. [7,](#page-1-6) if $Z_{2}g_m > 1$, then a negative tunable resistance multiplier is obtained:

If $Z_1 = R_1$ (the resistance to be scaled up), $Z_2 = R_2$, then the input impedance is given by:

$$
Z_{\rm in} = \frac{R_1}{(-20 \times R_2 I_{\rm B})} \tag{9}
$$

5. Negative active inductor simulator

If $Z_1 = R_1$ and, $Z_2 = \frac{1}{sC_2}$, $Z_2 g_m > 1$, then a negative active inductor is obtained and is given by:

$$
Z_{\rm in} = -sC_2 \frac{R_1}{20 \times I_B} \tag{10}
$$

6. Negative capacitance multiplier

If $Z_1 = \frac{1}{sC_1}$, and $Z_2 = R_2, Z_2 g_m > 1$, then the input impedance is given by:

$$
Z_{\rm in} = -\frac{1}{sC_1(20 \times R_2 I_{\rm B})}
$$
\n(11)

3 Simulation and Experimental Results

3.1 Simulation Results

To confirm the functionality of the proposed designs, the active inductor and the capacitor multiplier are used in the design of high pass, low pass filters, respectively. The resistance multiplier is used in the design of high pass filter as Reg

 V_{Ω}

Fig. 5 Frequency response for the high pass filter using the active inductor

Fig. 6 Transient response of the high pass filter using the active inductor

shown in Fig. [4.](#page-2-1) Multisim professional is used where AD844 is configured as VCII + and LM13700 (OTA). The circuit is powered with $V_{\text{CC}} = -V_{\text{SS}} = 5 \text{ V}$.

a. *Active inductor*

For the active inductor, the high pass filter circuits shown in Fig. [4a](#page-2-1) is simulated with $R = 1$ k Ω and the active impedance parameters are $R_1 = 10 \text{ k}\Omega$, $C_2 = 1 \text{ nF}$. The OTA bias current was varied from 0.2 to 2 mA. The inductance will vary from 0.5mH to 5 m. Plots of the frequency response of the filter are shown in Fig. [5.](#page-2-2) It is evident from the plot that the active inductor is functioning properly.

The transient analysis was carried out using 300 kHz input signal with 1 V amplitude and a bias current of 1 mA. The simulation results shown in Fig. [6](#page-2-3) confirm that the active inductor is working properly.

Fig. 7 Active inductor frequency range

Fig. 8 The frequency response of the low pass filter using the proposed capacitance multiplier

Fig. 9 Transient response for the low pass filter using the proposed capacitance multiplier

Fig. 10 Frequency response for high pass filter using resistance multiplier

The active inductor will work properly in the range of 100 Hz to 1 MHz as shown in Fig. [7.](#page-3-0) The frequency range can be changed by varying the value of the capacitance used.

Fig. 11 Experimental results for the high pass filter transient response for different bias current

b. *Capacitance multiplier*

To test the functionality of the proposed capacitance multiplier, the proposed C-multiplier is used in the design of an

Fig. 12 Experimental results for the high pass filter frequency response

RC low pass filter with $R = 1 \text{ k}\Omega$, $R_1 = 10 \text{ k}\Omega$ and $C = 1 \text{ nF}$. The bias current of the OTA is varied from 0.2 to 2 mA. Plots of the frequency response of the filter are shown in Fig. [8.](#page-3-1) It is evident from the plots that the filter is working properly with tunable -3 dB frequency.

The transient analysis for the low pass filter is carried out using the same components. The simulation results shown in Fig. [9](#page-3-2) indicates that the circuit is working properly.

c. *Resistance multiplier*

The proposed resistance multiplier is used in the design of an RC high pass filter. In this design, $Z_1 = R_1 = 100 \Omega$, is the resistor to be scaled up and $Z_2 = R_2 = 100 \Omega$ and I_B can be varied such that the denominator is not zero. The frequency

Table 1 Summary of Performance Comparison

response shown in Fig. [10](#page-3-3) confirms the functionality of the design.

3.2 Experimental Results

To verify the functionality of the proposed design experimentally, the proposed active inductor is used in the design of a tunable high pass filter with $R = 1$ k Ω and the active impedance parameters $R_1 = 10 \text{ k}\Omega$ and $C_2 = 1 \text{ nF}$ (measured 1.2 nF). Plots of the transient response for different bias currents using 15 mV signal at the − 3 dB frequency are shown in Fig. [11.](#page-3-4)

It is clear from the plots that the active inductor is working properly.

The high pass filter circuit using AI was simulated for THD using different bias current and $(I_B = 0.2$ mA, 1 mA, and 2 mA). The THD is, respectively, 0.484%, 0.019%, and 0.005%) which is within the acceptable range.

The frequency response is also carried out for the bias current of 0.2mA. Plots of the frequency response are shown in Fig. [12.](#page-4-1) It is cleSar that the experimental results are in a good agreement with theory with small deviation as expected due to parasitic.

Comparison of the proposed AIS design with previous art is summarize in Table [1.](#page-4-2) It is clear from the table that the proposed design is better in terms of tunability, the number of functions, the number of passive components and the frequency range.

4 Conclusion

A new compact and tunable positive and negative active inductor simulator and impedance multiplier circuits are developed. The design is novel as it implement positive and negative inductor and simulate positive and negative capacitance and resistance multiplier. The functionality of the

F Floating, *G* Grounded

designs were confirmed using and simulation and experimental test using the commercially available ICs. The developed designs can be used as core bock in many analog signalprocessing applications.

Acknowledgements The authors acknowledge the support of King Fahd university of Petroleum & minerals.

References

- 1. Yuce, E.: A new simulated inductor with reduced series resistors using a single VCII+. Electronics **10**, 1–15 (2021)
- 2. Yuce, E.; Minaei, S.: On the realization of simulated inductors with reduced parasitic impedance effects. Circuits Syst. Signal Process **28**, 451–465 (2009)
- 3. Youci, E.: Novel lossless and lossy grounded inductor simulators consisting of a canonical number of components. Analog Integr. Circ. Sig. Process **59**, 77–82 (2009)
- 4. Padilla- Cantoya, I.; Rizo-Dominguez, L.; Mlinar-Solis, J.: Capacitance multiplier with large multiplication factor high accuracy and low power and silicon area for floating applications. IEICE Electron. Express (2018).
- 5. Ahmed, M.T.; Khan, I.A.; Minhah, N.: Novel electronically tunable C-multiplier. Electron. Lett. **31**(1), 9–11 (1995)
- 6. Silva Martinez, J.; Vazquez-Gonzalez, A.: Impedance scalers for IC active filters. IEEE international symposium on circuits and systems, pp.51–154 (1998)
- 7. Abuelma'Atti,M.T.; Tasadduq, N.A.: Electronically tunable capacitance multiplier and frequency-dependent negative resistance simulator using the current-controlled current conveyor. Microelectron. J. **30**(9), 869–873 (1999)
- 8. Solis-Bustos, S.; Silva, H.; Sanches, E.: A 60-dB dynamic-range CMOS sixth-order 2.4-Hz low-pass filter for medical applications. IEEE Trans. Circuits Syst. Analog Digit. Signal Process. **47**(12), 1391–1398 (2000)
- 9. Cicekoglu, O.; Toker, A.; Kuntman, H.: Universal immitance function simulators using current conveyors. Comput. Electr. Eng. **27**(3), 227–238 (2001)
- 10. Khan, A.; Bimal, S.; Dey, K.; Roy, S.: Current conveyor based Rand C-multiplier circuits. Int. J. Electron. Commun. **56**(5), 312–316 (2002)
- 11. Kulej, T.: Regulated capacitance multiplier in CMOS technology. In: International conference on mixed design of integrated circuits and systems, pp. 316–319 (2009)
- 12. Padilla, I.; Furth, P.: Enhanced grounded capacitor multiplier and its floating implementation for analog filter. IEEE Trans. Circuits Syst. II Express Briefs **62**(10), 962–966 (2015)
- 13. Al-Absi, M.; Al-Suhaibani, E.; Abuelma'Atti, M.: A new controllable CMOS impedance scaler. In: International multi-conference on systems, signals & devices, vol. 21-24, pp. 695-698. Leipzig (2016)
- 14. Germanovix, W.; Bonizzoni, E.; Maloberti, F.: Capacitance super multiplier for sub-Hertz low-pass integrated filters. IEEE Trans. Circuits Syst II Express Briefs **65**(3), 301305 (2018)
- 15. Solís-Bustos, S.; Silva-Martínez, J.; Maloberti, F.; Sánchez-Sinencio, E.: A 60-dB dynamic-range CMOS sixth-order 2.4-Hz low-pass filter for medical applications. IEEE Trans. Circuits Syst. II Analog Dig. Signal Process. **47**(12), 1391–1398 (2000)
- 16. Al-Absi, M.A.; Taher Abuelmaatti, M.: A novel tunable grounded positive and negative impedance multiplier. IEEE Trans. Circuits Syst. II Express Briefs **66**(6), 924–927 (2019)
- 17. Yuce, E.; Minaei, S.: Commercially available active device based grounded inductor simulator and universal filter with improved low frequency performances. J. Circuits Syst. Comput. **26**(04), 1750052 (2017)
- 18. Stornelli, V.; Safari, L.; Barile, G.; Ferri, G.: A new extremely low power temperature insensitive electronically tunable VCIIbased grounded capacitance multiplier. IEEE Trans. Circuits Syst. II Express Briefs **68**, 72–76 (2021)
- 19. Yuce, E.; Alpaslan, H.; Minaei, S.; Ayten, U.E.: A new simulated grounded inductor based on two NICs, two resistors and a grounded capacitor. Circuits Syst. Signal Process **40**, 5847–5863 (2021)
- 20. Yesil, A.; Yuce, E.; Minaei, S.: Inverting voltage buffer based lossless grounded inductor simulators. AEU Int. J. Electron. Commun. **83**, 131–137 (2018)
- 21. Abaci, A.; Yuce, E.: Modified DVCC based quadrature oscillator and lossless grounded inductor simulator using grounded capacitor(s). AEU Int. J. Electron. Commun. **76**, 86–96 (2017)

Publisher's Note Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Springer Nature or its licensor holds exclusive rights to this article under a publishing agreement with the author(s) or other rightsholder(s); author self-archiving of the accepted manuscript version of this article is solely governed by the terms of such publishing agreement and applicable law.

 $\bigcircled{2}$ Springer