**ORIGINAL RESEARCH**



# **Performance improvement of elliptic curve cryptography system using low power, high speed 16×16 Vedic multiplier based on reversible logic**

**S. Karthikeyan1 · M. Jagadeeswari2**

Received: 19 September 2019 / Accepted: 18 February 2020 / Published online: 6 March 2020 © Springer-Verlag GmbH Germany, part of Springer Nature 2020

#### **Abstract**

Multipliers act as processors and take on the notable work of many computing framew rks. The speed of the processor is profoundly affected by the speed of their multipliers. In order to improve the system speed, inster and more efficient multipliers should be used. A Vedic multiplier is one of the best solution that can be used to perform multiplications at a faster rate by eliminating the steps that are not needed in usual multiplication process. Power pnsumption is another critical issue in embedded systems that cannot be ignored. Reversible logic has become notable in the recent years because of its potential to reduce power utilization, which is a major concern in digital design. In this work, a high-speed  $16 \times 16$  Vedic multiplier was designed using Urdhva Tiryagbhyam (UT) sutra, which is derived from Veginal mathematics. This is a simple structure as well as an unbeatable combination for creating any complex multiplication operations for services where speed is of prime importance. This work also proposes a new method based on E<sup>11</sup> is Curve *Cryptography (ECC)* system for encryption and decryption using Vedic multiplication. By using Vedic Multiplication in ECC the processing time is perfectly reduced. The proposed Elliptic curve cryptography method is much faster than other elliptic curve cryptographic algorithms. Compared to other cryptographic techniques, the key size required to provide equivalent security is small in ECC. **EXarinkeyan' M.** Jagadeeswari<sup>2</sup><br> [RET](#page-9-1)AINMENTATION ARTICLE 10. The proposesion of the search is present to the control of the search is present to the control of the search in the search of the search of the search of th

**Keywords** Reversible logic gate · Vedic multiplier · Urdhvaring Tiryagbhyam · Low power · DSP

## **1 Introduction**

Digital signal processor (DSP) circuits intended for very high-speed data handling is utilized. The processing, audio communication, information security and control applications. Most  $D<sup>s</sup>$  applications perform arithmetic operations such as addition, subtraction, multiplication, and division. It  $t_{\alpha}$  s more number of clock cycles to perform simple multiplication operation. To solve this problem, Urdhva Tiryagbhyam (UT) sutra is used (Saha et al.  $2012$ ; Kishore et  $2018$ 

arthikeyan Ka. KeyanSC2019@yahoo.com M. Jagadeeswari jagadee\_raj@redifmail.com

<sup>1</sup> Department of Electronics and Communication Engineering, Jansons Institute of Technology, Coimbatore, India

<sup>2</sup> Department of Electronics and Communication Engineering, Sri Ramakrishna Engineering College, Coimbatore, India

The main part of any embedded framework is low control, high speed and small area. With the use of Vedic methodology, the processor speed gets increased. Introducing reversible logic reduces power usage which is the main prerequisite of any processor design. One of the most important components of advanced digital computing design is computerized microchips, signal processing, and FIR flters and so on. Power dissipation is zero under reversible logic with Vedic mathematics. Increase in the performance of these applications can be achieved by optimizing various factors like speed, control and tolerance to non-critical failure.

Reversible logic is a promising example of a computational design that presents a method for building a computer that does not generate heat. Reversible calculations are the result of the development of quantum mechanics for general-purpose computers. Specifcally, the basic principle of reversible computation is based on the relationship between entropy, quantum electromagnetic transfer of heat between electrons, and quantum molecule probability of occupying a specifc state at some random time.

The elemental rule of reversible logic is that the gadget has similar number of input and output lines, where the electrodynamics of the framework permits the desire for every future state to rely upon a comparable number of known past states and the frame work arrives at each possible state, outcome of this being no power dissipation.

#### **2 Related works**

Multiplier designs based on reversible logic have received much consideration in recent years as a result of its capacity to lessen the power dissipation to make it suitable for low- power VLSI design applications. It is used in low power complementary metal-oxide semiconductors, optical computing, polymer computing, quantum computing and nanotechnology (Shukla et al. 2018). In Irreversible hardware operation, power is dissipated during running time (Krishnaveni and Umarani 2012). In upcoming low power application design methods, usage of Reversible logic will become unavoidable. The primary objective of all the computerized processors and other compact gadgets is to lessen control dispersal, which requires low power utilization and very high-speed multipliers (Kumar 2013; Rakshith and Saligram 2013; Saligram and Rakshith 2013; Parween and Murugeswari 2014). **[R](#page-9-11)EXERCT [A](#page-9-8)[C](#page-9-9)TES** (Solution the solution of t

Multiplier or Multiplication operation is significant in most of the signal processing systems. Multipliers take more operating frequencies to complete an operation and **also** sumes more power for processing the same.  $M$  re current will be utilized to carry out this operation and  $\mathbf{u}$  power that is dissipated as heat must be removed by using suitable cooling method. Battery life in portable electronic gadgets is restricted (Anitha et al.  $2015$ ; Pohokard et al.  $2015$ ). Low power configuration straightfor wally prompts long procedure times in these movable devices Kant and Sharma  $2015$ ). In low power VLSI lesign, designing of a multiplier that consumes low power and occupying less space is a daunting task. Vedic process based multiplier design is described in Vijey <sup>1</sup> umar et al. (2016), Sree et al. (2017), Pandey and Kumar  $(2, 6)$ . This provides us with a hierarchical design technique.

In Arunkumar et al.  $(2016)$ , Bathija et al.  $(2012)$  the Urdhva-Tirya bhyam (UT) and Nikhilam sutras for Vedic  $m$ <sup>1</sup>tiples at intervalsed (Gowthami and Satyanarayana  $2015$ ; Muthulakshmi et al. 2015) discussed the concept of Elliptic Curve Cryptography (ECC) with Vedic multiplier. In Shivanagi et al. ([2016](#page-9-18)), using Vedic multiplier in ECC, the adder quantity is signifcantly reduced. Gaur et al. ([2018\)](#page-9-19), discussed an Indian vedic mathematics based complex multiplier design which could be employed for complex mathematical circuits performing at high speed. The Vedic multiplier is proposed using reversible logic with reduced TRLIC and reduced delay (Sonali et al. [2016](#page-9-20); Jain and Jagtap [2014;](#page-9-21) Sakode and Morankar [2014\)](#page-9-22). A 4-Bit Vedic multiplier circuit using Reversible logic with improved performance parameters is discussed by Sonali and Shekhar ([2016](#page-9-23)), Shukla et al. ([2020\)](#page-9-24). Shaheen et al. ([2018\)](#page-9-25) proposed to develop encryption/decryption algorithms for digital images using DCT and DWT techniques that are suitable to transmit images over WSN.  $\mathbf{h}$ ,  $\mathbf{v}$  at al. (2019) provides a basic methodology for designing the adaptive control limit and recommended values of some key parameters (e.g. window size) for a better application.

## **3 Reversible logic gates**

The reversible logic gate has a logical gadget of N input and N output hat lives a coordinated mapping among input and output.  $I_{II}$  addition to the fact of N input and N output, it can also vused to recover the input from the output.  $G_{\mu}$  output of a reversible logic refers to the number of unused outputs that are added voluntarily to duce  $N$  input and  $N$  output logic. Quantum cost indicate he cost of the circuit in terms of number of primitive ates used in the reversible gate to produce the desired  $\alpha$ , put. The structural limitation for reversible logic circuits is as follows.

The reversible logic gate does not permit fan-out. Reversible logic circuits ought to have the least quantum cost. This arrangement can be stream lined to make minimum number of garbage outputs. The basic reversible logic gates are discussed below.

#### **3.1 Feynman gate**

The schematic diagram of Feynman gate is shown in Fig. 1. It is a  $2 \times 2$  gate. Another name of Feynman gate is



<span id="page-1-0"></span>**Fig. 1** Schematic diagram—Feynman Gate

control NOT (CNOT) gate. The quantum cost of Feynman gate is one.

#### **3.2 Peres gate**

The logic circuit of the Peres gate has been displayed in Fig. [2.](#page-2-0) It is a  $3 \times 3$  gate with a quantum cost of four. Different Boolean functions are implemented using this logic.

#### **3.3 Fredkin gate**

The logic circuit of the Fredkin gate is presented in Fig. 3. It is a  $3 \times 3$  gate with a quantum cost of five. Different multiplexer designs can be implemented using this logic.

#### **3.4 HNG Gate**

<span id="page-2-0"></span>The logic circuit of the HNG gate is shown in Fig. 4. It has 4 inputs 4 outputs with a quantum cost of Six. Diferent types



<span id="page-2-2"></span><span id="page-2-1"></span>**Fig. 4** Schematic diagram—HNG Gate

of ripple carry adder circuits can be implemented using this logic. Both the sum and carry outputs of a Full adder can be generated by using HNG reversible logic gate to minimize gate count and garbage output.

#### **3.5 Reversible logic circuit—design parameters**

The below-cited factors have refected the performance of a reversible logic circuit.

*Number of gates* The number of reversible logically required to obtain the predetermined logic.

*Constant inputs* The number of input to be maintained at a constant value to get the desired output.

*Garbage outputs* These outputs might be introduced voluntarily to ensure that there are  $N$  tputs corresponding to  $N$  inputs. They might remain used but helps in maintaining the reversibility of the circuit

*Quantum cost* The number of original primitive gates that the reversible logic gate requires determines the quantum cost. The general quantum cost of developing all the logic gates it uses is  $\epsilon_{\text{max}}$  antum cost of the reversible logic circuits.

*Total reversible logic implementation cost (TRLIC)* The constant input, the amount of garbage output, the quantum t and the number of gates used refers TRLIC.

## **3.6 Design constraints**

TRLIC and delay are the two constraints in the structure of reversible logic circuits that ought to be carefully maintained. The logical combination of reversible logic circuits, with an upgrade structure shall be completed by having

- i. The minimum number of logic gates ought to be utilized in structure.
- ii. Constant input ought to be minimal.
- iii. The measure of garbage outputs ought to be kept minimal.
- iv. Quantum costs ought to be kept as low as possible.

## **4 Proposed 16×16 bit reversible Vedic multiplier architecture**

A  $2 \times 2$  Vedic multiplier that is constructed using revers-ible logic gate is shown in Fig. [5](#page-3-0). The circuit of  $2 \times 2$ Vedic multiplier consists of six reversible logic gates which includes one Feynman gate and five Peres gates. The quantum cost is 21 fora  $2 \times 2$  Vedic multiplier with a steady input number of 4 and garbage output of 9. A  $2 \times 2$ 



<span id="page-3-0"></span>**Fig. 5** A 2×2 Vedic multiplier

multiplier is used to confgure the structure of a reversible  $4 \times 4$  Vedic multiplier. Accordingly,  $4 \times 4$  multiplier is used to configure the structure of a  $8 \times 8$  Vedic multiplier.  $8\times8$  multiplier is used to configure the structure of  $16\times16$ Vedic multiplier.

The Fig. 6 shown below is the architecture of  $16 \times 16$ multiplier using Vedic method. In this structure is  $d$  veloped using four  $8 \times 8$  multipliers. The input size of multipliers are eight bits, which are obtained  $f$  arm 16. multipliers and 16 bit multiplicand. The or tput in lower 16 bits of first  $16 \times 16$  multiplier are caught as the most minimal 16 bits of final result of multiplication. Input to 16-bit RCA is obtained by appending  $1$  zeros to the upper 16 bits. The 17-bit RCA input is obtained from a 16-bit RCA obtained by summing the  $\alpha_{\text{tr}}$  of two other  $8 \times 8$ Vedic multipliers. The lower 8 bits yield of RCA  $(17$ bit) are caught as . The other 9 bits are given to next RCA (16) bit) in the wake of only  $\frac{1}{4}$  only  $\frac{1}{4}$  zeros with this 18 bits. The last  $8 \times 8$  Vedic multiplier yields the other 16 information bits. The output of this 16-bit RCA is most significant bit of final output in 3.2-bit multiplication. Here PERES Gate is  $\omega$ . **The implement RCA.** The quantity of bits that should be  $r<sub>n</sub>$  be carried decides the quantity of PERES  $g$  tes to be utilized. Accordingly 16 bit RCA needs 16 PERES gate. A<br> **RETRACT SECTION AND SECTI** 

## **4.1 Vedic multiplication using Urdhva Tiryagbhyam algorithm**

The working procedure of Vedic multiplication is based on Vedic sutras. A widely used Vedic sutra is Urdhva tiryagbhyam. In this sutra Urdhva refers to a vertical operation and Tiryagbhyam refers to a crosswise operation. The addition operation and generation of partial products is done at the same time. A generalized algorithm for  $n \times n$  bit number can be structured.

Different kinds of multipliers have the number of  $b_1$ , added as a multiplicand or multiplier, and the  $d_{\epsilon}$  vestimate of the item is not relatively increased. Due to this resort, the calculation time is directly proportional to the clock frequency of processor. The binary multiplice for function of Urdhva Tiryagbhyam is as shown in  $\mathbf{F}_1$ .

#### **4.2 ECC using reversive Vedic mathematics**

The ECC performance depends on the point multiplication. Pseudo random  $\epsilon$  random  $\epsilon$  Key negotiation, signature generation are the areas where elliptic curves shall be applied. Signature generation and verification operations involve a key role in the efficiency of the system for scalar multiplication. Scalar *uiplication*, floating-point arithmetic and finite field arithmetic are three levels of ECC operations. In order to reduce  $teE$  C scalar multiplication, time point arithmetic level is an improvement where it must be implemented. Consistency is an important feature of the Vedic system. The entire system is highly correlated and unifed. Normal multiplication and simple square methods can be reversed and used to generate a row square root and a row split. The following elliptic curve discrete logarithm problem is explained. Consider having two points P, Q $\epsilon$ E find an integer x with the end goal that Q = XP, if such x exists in the elliptic bend E defined in  $GF(q)$ . Solving the elliptic bend discrete logarithm issue accomplishes ECC security. Elliptic bend discrete logarithm issue is more troublesome than solving integer deterioration issue and discrete logarithm issue.

#### **4.2.1 Elliptic curve working procedure**

*Point addition* Think about two distinct points' k and K such that:

$$
J = X_1, Y_1 \text{ and } k = X_k, Y_k
$$
  
Let L=J+Kwhere  

$$
L = (X_L, Y_L)
$$

$$
X_L = S_2 - X_j, x \text{ kmodp}
$$

$$
Y_L = -Y_j + S(X_j - X_L) \text{ modp}
$$

<span id="page-4-0"></span>

<span id="page-4-1"></span>dure is delineated in Fig. [8.](#page-5-0) The activity of point doubling and point expansion assumes a key job in the cryptographic calculation that determines the operational time. In this

<sup>2</sup> Springer



<span id="page-5-0"></span>**Fig. 8** ECC fowchart for Vedic multiplication

approach, two types of fields, such as binary fillds and prime fields are used for the cryptosystem. Several important principles and alternative formulations used in Vedic mathematics are used here to address the full numerical multiplication. The Vedic multiplier structure has high speed compared to the conventional Montgomery multiplier.

<span id="page-5-1"></span>

#### **5 Results and discussion**

The Urdhva Tiryakbhayam (UT) Vedic multiplier is implemented using a reversible logic gate using Xilinx 14.3 IDE. First, the basic  $2 \times 2$  UT Vedic multiplier is designed. This design implementation stems from traditional logic. Thereafter, a  $4 \times 4$  vedic multiplier is obtained by block linking the  $2 \times 2$  UT Vedic multiplier. A block of  $4 \times 4$  UT Vedic multipliers is used to obtain an  $8 \times 8$  multiplier. A  $16 \times 16$ multiplier is obtained by block linking of  $8 \times 8$  T ved multipliers. The following diagram and table discusses the simulation results of the proposed reversible logic based  $16 \times 16$  Vedic multiplier used for ECC application and the problem identification of existing ECC application is listed through Table 1.

Figure 9 shows the simulation results of a  $16 \times 16$ -bit reversible logic based Vedic multiplier using a  $4 \times 4$  bit Vedic multiplier and  $\ln \Lambda$ .

Figure 10 shows the simulation results of a  $16\times16$ Vedic multiplier with reve sible logic based ECC processor. This ECC processor nerates three keys (OUT1, OUT2 and OUT3).

The reversible Vedic multiplier based Register Transistor Logic schematic diagram is shown in Fig. 11.

Power and time delay analysis of proposed reversible logic with Vedic multiplier based ECC processor is disussed in Table 2 and Fig. 12. The Simulation results are of ained from Xilinx 14.3 IDE. As compared with normal Vedic multiplier the proposed reversible logic based Vedic multiplier gives the perfect result against time delay and power utilization.

In numerical analysis, the speed at which a convergent sequence approaches its limit is called the rate of convergence. Fast convergence is especially important in wireless networks which are dominated by the dynamics of incoming and outgoing flows as well as the time sensitive applications. It provides the detailed comparison between the proposed algorithms and the traditional algorithm in terms of the convergence speed and the average delay through simulations

From Table No. 2 and Fig. 12 we can say that as compared with normal Vedic multiplier the proposed reversible



$\leftrightarrow$ 0 $\#$ X Objects		进				2,847.267 ns	
Simulation Objects for ved4							
皇 내리 15, $-8 - 3$ 圜		Name Ø	Value	$ 1,000$ ns $ 1,500$ ns	2,000 ns $2,500$ ns	$3,000$ ns $3,500$ ns	
		aB侧	11	15	1Ì.	15	
Object Name	Value	b[30] 42 ь	10	15	10	邶	
¥ a[3:0]	1101	2[7:0]	110	225	110	195	
b[3:0] 4	1111	W1[1:0]	Iš.				
2[7:0]	11000011			3			
$~\times$ w1[1:0]	01	W2[1:0] 色	Iz.				
w2[1:0]	11	w3[1:0] 寺	12	3			
w3(1:0)	11	W4[1:0]	l2	3		Æ	
w4[1:0]	11	<b>s1B制</b>	l s	9			
$\approx$ s1[3:0] :28:0]	0011 0011	ď s2[3:0]	l٤	9		з	
s3[3:0]	1001	鸿		9		-- Ч	
s4[3:0]	1001	38例	H			-	
s5[3:0]	1100	<b>\$4B制</b> b	14	9		∽	
56[30]	0000	55日册 y)	16	2	30 --	边	
5730	1100	563划 ٠	11.			ū	
58[3:0]	0011						
$-900$	1100			X1: 2,847.267 ns			
<b>&amp;</b> of	O.						
$\approx 0$ <sup>2</sup>	٠ $\theta$				排		

<span id="page-6-0"></span>**Fig. 9** Simulation result—16×16 Vedic Multiplier with reversible logic



<span id="page-6-1"></span>Fig. 10 Simulated results f ECC Processor

logic based Vic multiplier gives the perfect result against time de ay and power utilization.

The  $\frac{1}{2}$  and Fig. 13 discusses the time delay and performa $\alpha$   $\geq$  analysis of the proposed multiplier with conventional multipliers. When compared with all multipliers, the proposed  $16 \times 16$  multiplier gives the best results against all working conditions.

The Fig. 14 shown above discusses the performance analysis of the proposed Elliptic Curve Cryptography using Reversible logic-based Vedic multiplier. This fgure clearly says that the proposed system gives the best result against all parameters, for example Hardware Area overhead Reduction is (84.01%), Power Reduction is (71.09%) and time delay reduction is (28.61%).

Total Power (mw)



<span id="page-7-1"></span><span id="page-7-0"></span>**Fig. 11** RTL schematic of Vedic methodology



<span id="page-7-2"></span><sup>2</sup> Springer

<span id="page-8-1"></span><span id="page-8-0"></span>![](_page_8_Figure_2.jpeg)

<span id="page-8-2"></span>From the results, the Vedic multiplier is more efficient than the traditional multiplier. Due to the increase in the number of bits to  $16 \times 16$  bits from  $8 \times 8$  bits, the timing delay is signifcantly reduced for the Vedic multiplier compared to conventional multipliers. The time delay of a  $16 \times 16$ -bit digital gyro multiplier is 56.667 ns, while the time delay of a conventional multiplier is 70.184 ns, respectively. The memory required for the  $16 \times 16$ -bit multiplier

Vatican is 264,972 kilobytes and the existing multiplier requires 300,876 kilobytes. The Vedic multiplier subsequently speaks to the upgraded speed between ordinary multipliers, while additionally diminishing the memory of the framework. The power utilization of a Vedic multiplier utilizing a reversible logic of  $16 \times 16$  bits is 322.15 mW and without reversible logic is consume the power of 392.22 mW. Along these lines Vedic multiplier utilizing reversible logic shows decreased power utilization compared without reversible logic circuits. The proposed system gives the best result against all parameters, for example Hardware Area overhead Reduction is (84.01%), Power Reduction is (71.09%) and time delay reduction is (28.61%). In future use diferent multiplier to improve the security of ECC. **IF** A CARRET HIGH COLUMN COMPUTER (EXCREMENTATION CONSULTE[D](https://doi.org/10.1007/978-981-32-9775-3_67) UNITSIDE A CARRET IN EXCREMENTATION CONTINUES IN A SUBMIT CONTINUES IN A

## **References**

- <span id="page-9-8"></span>Anitha R, Deshmukh Neha, Agarwal P, Reglend Jacob, Sahoo Sarat Kumar, Prabhakar K (2015) A 32 BIT MAC unit design using vedic multiplier and reversible logic gate. Int Conf Circ Power Comput Technol. https://doi.org/10.1109/ICCPCT.2015.7159505
- <span id="page-9-14"></span>Arunkumar, Verma R, Nishanth S (2016) High speed 32-bit vedic multiplier for DSP applications. Int J Comput Appl 135(7):35–38
- <span id="page-9-15"></span>Bathija R, Meena R, Sarkar S, Sahu Rajesh (2012) Low power high speed 16x16 bit multiplier using vedic mathematics. Int J Comput Appl 59(6):41–44. https://doi.org/10.5120/9556-4016
- <span id="page-9-19"></span>Gaur HM, Singh AK, Ghanekar U (2018) In-depth comparative analysis of reversible gates for designing logic circuits. Proc Comput Sci 125:810–817
- <span id="page-9-16"></span>Gowthami P, Satyanarayana RVS (2018) Performance eva tion of reversible Vedic multiplier. ARPN J  $\overline{F}$   $\gamma$  Appl 13(3):1002–1008
- <span id="page-9-21"></span>Jain S, Jagtap VS (2014) Vedic mathematics in computer: a survey. Inter-J Comput Sci Inf Technol 5(6):7458–7459
- <span id="page-9-10"></span>Kant A, Sharma S (2015) Applications of vedetal multiplier designs a review. Conf Reliabil Infocom Technology Optim. https://doi. org/10.1109/ICRITO.2015.7359309
- <span id="page-9-1"></span>Kishore K, Noorbasha F, Sandeep K, B<sub>hupesh</sub> DNV, Imran SK, Sowmya K (2018) Linear convolution using  $U$  Vedic multiplier. Int J Eng Technol (UAE)  $7\frac{2}{9}$ ,  $9-412$
- <span id="page-9-3"></span>Krishnaveni D, Umarani  $(2\sqrt{2})$  V  $\overline{ }$  implementation of vedic multiplier with reduced delay. Interval Eng Res 2(4):10-14
- <span id="page-9-4"></span>Kumar CH (2013)  $V$  plementation and analysis of power, area and delay of array, Urdhva, Nikhilam vedic multipliers. Int J Sci Res Publ  $3(1)^{1/3}$
- <span id="page-9-17"></span>Muthulakshmi D, Durgadevi S, Iyyappan B (2015) High speed and reduced area 16 bit vedic multiplier using carry select adder. Int J
- <span id="page-9-13"></span>Adv Res  $-$ nds Eng Technol (IJARTET) 2(3):1–7<br>Par dev Kuma. (2016) A fast 16 x 16 vedic multipli Kuma,  $\sqrt{(2016)}$  A fast 16 x 16 vedic multiplier using carry el **Statistical** and FPGA. Int J Adv Res Comput Commun Eng 5(4):989–994
- <span id="page-9-7"></span>Parwee. AS, Murugeswari S (2014) Design of high speed, area efficient, low power vedic multiplier using reversible logic gate. Int J Emerg Technol Adv Eng 4(2):336–340
- <span id="page-9-9"></span>Pohokar SP, Sisal RS, Gaikwad KM, Patil MM, Borse R (2015) Design and implementation of  $16 \times 16$  multiplier using Vedic mathematics. In: 2015 International Conference on industrial instrumentation and control, pp 1174–1177, [https://doi.org/10.1109/](https://doi.org/10.1109/iic.2015.7150925) [iic.2015.7150925](https://doi.org/10.1109/iic.2015.7150925)
- <span id="page-9-5"></span>Rakshith TR, Saligram R (2013) Design of high speed low power multiplier using reversible logic: a vedic mathematical approach. In: Proceedings of IEEE International Conference on circuit, power and computing technologies, pp 775–781, [https://doi.org/10.1109/](https://doi.org/10.1109/ICCPCT.2013.6528848) ICCPCT.2013.6528848
- <span id="page-9-0"></span>Saha P, Banerjee A, Dandapat A, Bhattacharyya P (2012) Design of high speed vedic multiplier for decimal number vst m. In: Rahaman H, Chattopadhyay S, Chattopadhyay S (eds. Progress in VLSI Design and test. Lecture notes in computer scie. , vol 7373. Springer, Berlin
- <span id="page-9-22"></span>Sakode, Morankar AD (2014) Reversible multiplier where s gate and full adder. IOSR J Electro Commun Eng 9:43-50
- <span id="page-9-6"></span>Saligram R, Rakshith TR (2013) Optimized reversible vedic multipliers<br>for high speed low power oper fions. 2013 LEE conference on for high speed low power operations.<br>information and communicative echnologies, pp 809–814, https ://doi.org/10.1109/cict.2013.6558
- <span id="page-9-25"></span>Shaheen AM, Sheltami  $\mathcal{T}_{\Lambda}$ , Al-Kharou i TM, Shaksukhi E (2018) Digital image encryption  $\ddot{\ }$  niques for wireless sensor networks using image transformation methods: dCT and DWT. J Ambient Intell Human Comput 10:4733-4750
- <span id="page-9-18"></span>Shivanagi S, Kalpana Ab, Amaraswamy KV (2016) Do-254 implementation of high speed vedic multiplier. Int J Adv Res Electr Electi  $\frac{1}{2}$  Instrum E<sub>ng</sub> 5(5):3537–3542
- <span id="page-9-2"></span>Shukla Vandan<sub>c</sub>, Sh OP, Mishra GR, Tiwari RK (2018) Reversible realization of N-bit arithmetic circuit for low power loss ALU applications. Proc Comput Sci 125:847-854
- <span id="page-9-24"></span>Shukla V, Singh O, Mishra G, Tiwari R (2020) A novel approach reversible realization of  $4 \times 4$  bit vedic multiplier circuit. In: Advances in VLSI, communication, and signal processing. lecture notes in electrical engineering, vol. 587, pp. 733-746, https://doi. org/10.1007/978-981-32-9775-3\_67
- <span id="page-9-23"></span>Sonali SK, Shekhar HB (2016) High speed, low power vedic multiplier using reversible logic gate. Int J Sci Res (IJSR) 5(9):570–573
- <span id="page-9-20"></span>Sonali SK, Kharat GU, Bodakeonali SH (2016) A review on vedic multiplier using reversible logic gate. Int J Innov Res Sci Eng Technol 5(4):5838–5844
- <span id="page-9-12"></span>Sree K, Mrudula ST, Geetha K, Ramachandra R (2017) Speed efficient 64 Bit MAC design using VEDIC multiplier and reversible logic gates. Int J Adv Res Innov Ideas Educ 3(6):370–376
- <span id="page-9-11"></span>Vijeyakumar KN, Kalaiselvi S, Saranya K (2016) VLSI implementation of high speed area efficient arithmetic unit using vedic mathematics. ICTACT J Microelectron 2(1):198–202
- <span id="page-9-26"></span>Xia B, Jian Z, Tao N (2019) An efective combined multivariate control chart based on support vector data description. J Ambient Intell Human Comput 10:4819–4835. https://doi.org/10.1007/s1265 2-018-1168-6

**Publisher's Note** Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.