**ORIGINAL PAPER**



# **Impact of High‑temperature and Interface Traps on Performance of a Junctionless Tunnel FET**

**Sujay Routh<sup>1</sup> · Deepjyoti Deb<sup>1</sup> · Ratul Kumar Baruah1 · Rupam Goswami1**

Received: 29 July 2022 / Accepted: 19 October 2022 / Published online: 8 November 2022 © Springer Nature B.V. 2022

#### **Abstract**

Junctionless transistor (JLT) which does not have a PN junction in the source-channel-drain path, is reported to have a lower OFF-state current and therefore is more scalable to lower channel lengths compared to a conventional MOSFET, moreover a JLT also ofers easy fabrication steps. Tunnel FET (TFET) provides a theoretically possible limit of subthreshold swing (SS) and has applicability for low-power electronics. Combining junctionless technology in a TFET (JL-TFET), the possible application of the device is looked into, for further low-power and high-temperature applications. This work analyses the performances of a JL-TFET for high-temperature applications and the same is compared with a conventional p-i-n siliconon-insulator tunnel feld efect transistor (p-i-n SOI-TFET). Using calibrated technology computer-aided design (TCAD) simulations, analog circuit performance parameters like ON-state to OFF-state current ratio  $(I_{ON}/I_{OFF})$ , subthreshold slope (SS), transconductance  $(G_m)$ , gate-to-source capacitance  $(C_{GS})$ , gate-to-drain capacitance  $(C_{GD})$ , and cut-off frequency  $(f_T)$ etc. are analyzed for temperatures till 500 K. ON-state current of JL-TFET increases in the order of hundreds of  $\mu A/\mu m$  at high temperatures, whereas p-i-n SOI-TFET shows lesser temperature sensitivity. JL-FET is more applicable to low-power applications, whereas a p-i-n SOI-TFET has more suitability for high-speed applications. Dual material technology adoption helps in improving the ambipolar behavior of the device. Analysis of interface traps is carried out in this architecture where the concentration, energy positions, and energy width of the distribution of acceptor-like and donor-like traps at the interface of semiconductor and oxide are also evaluated.

**Keywords** Analog applications · High-temperature · Junctionless Tunnel FET (JL-TFET) · Non-Local Band to band tunneling (BTBT) · p-i-n SOI-TFET · Gate-separation length

## **1 Introduction**

Junctionless transistors (JLTs) exhibit better SCEs, and therefore, the channel length can be reduced further to a lower value compared to a conventional MOSFET. A JLT has homogeneous and uniform doping and bears no PN junction in the source-channel-drain path making the fabrication process of process relatively simpler and cost-efective than a junction-based device [[1](#page-10-0), [2](#page-10-1)]. Tunneling feld-efect transistors (TFETs) have been studied immensely for low voltage applications. However, even if the device has a lower subthreshold slope; the ON-state current is lesser, resulting in

Sujay Routh and Deepjyoti Deb contributed equally to this work.

 $\boxtimes$  Ratul Kumar Baruah ratulkr@tezu.ernet.in

a lower  $I_{ON}/I_{OFF}$  ratio (typically <10<sup>-6</sup>A) at lower voltages [[3\]](#page-10-2). Other drawbacks of TFETs are ambipolar conduction, large gate-to-drain capacitance, etc. [[4,](#page-10-3) [5](#page-10-4)]. Pocket doping [[6\]](#page-10-5), gate work-function engineering [\[7](#page-10-6)], hetero material [\[8](#page-10-7)], gate-to-drain overlap [\[9](#page-10-8)], hetero-dielectric TFET [[10](#page-10-9)], etc. are investigated to address these shortcomings. Interface traps infuence the degradation of drain current in a TFET, because of which there is a fnite density of states inside the semiconductor bandgap [[11\]](#page-10-10). Under the infuence of thermal force, these interface traps are emitted to the conduction band in a trap-assisted tunneling process, thereby expanding the switching response of the device [\[12](#page-10-11)].

Combining both junctionless transistors and TFETs, we study junctionless TFET (JL-TFET) for low-power and high-temperature applications. As JL-TFET is supposed to offer relatively easy fabrication steps as compared to a conventional TFET because of the removal of the PN junctions. Moreover, as the temperature changes,

<sup>1</sup> Department of ECE, Tezpur University, Tezpur, India

device performance parameters such as ON-OFF current ratio ( $I_{ON}/I_{OFF}$ ), transconductance ( $G_m$ ), threshold voltage  $(V_{TH})$ , and cut-off frequency  $(f_T)$  change significantly which will affect overall performance in an integrated circuit  $(IC)$   $[13–15]$  $[13–15]$  $[13–15]$  and that we are studying for JL-TFET here.

Moreover, interface traps have a drain current dependency and therefore, are critically important to study their efect on device reliability. The type and position of interface traps [[10\]](#page-10-9) affect the drain current differently. Oxide traps are defects in the oxide layer of a MOSFET and interface traps are defects at the oxide–semiconductor interface. Interface traps are typically characterized as donor trap and acceptor trap types. The donor trap can act as a positive interface trap in an empty state. The acceptor trap is called a neutral charge when it is in an empty state and the negative interface trap is when the empty state is occupied by an electron. Holes or electrons that are trapped in the oxide region from ionizing radiation during the fabrication process and also due to hot electron stress. Oxide traps, often treated as fxed states do not transfer charges to or from Si on a time scale of measurements; however, switching states may exchange charges with the Si [[16\]](#page-10-14). Mobile oxide charges are impurities/toxins from  $Na<sup>+</sup>$ ,  $Li<sup>+</sup>$ , or K<sup>+</sup> ions that may occur during the fabrication process. Oxide traps may change the threshold voltage of the device and therefore affecting the device and circuit performances. Also, trap charges often introduce 1/f noise. Often low-temperature annealing process is used to reduce these defects. Here, we are interested in interface traps only. Interface trap densities at *Si*∕*SiO*2 the interface of a MOSFET was measured by the substrate bias dependence of the subthreshold slope quite reliably and accurately [[17\]](#page-10-15). Dual gate material along with dual gate dielectric stack in a double gate TFET [\[18](#page-10-16)]; laterally stacked gate oxide TFET as compared to a vertically stacked gate oxide TFET [[19\]](#page-10-17); source pocket engineered TFET [\[20\]](#page-10-18) are reported to have better performance in presence of traps.

The interface traps are supposed to affect the drain current diferently for diferent devices as per the working physics of the device. In tunnel FETs, these traps mostly occur due to a high electric feld at the tunneling interface, and the effect of temperature and hot carriers influences them [[21\]](#page-10-19). In TFETs, the drain current is due to band-to-band tunneling (BTBT). Because the BTBT rate depends on the electric feld exponentially, interface traps have a greater infuence on the drain current on TFETs [\[22\]](#page-10-20). The types of interface traps (donor or acceptor), their density  $(N_{OD}$ ,  $N_{OA} = N_O$ ), and the corresponding trap energy level  $(E_O)$ within the forbidden gap also carries a diferent impact on the drain current. Ehteshamuddin et al. observed that unlike donor-type traps; the acceptor-type traps deteriorate the BTBT mechanism in an n-TFET while it improves the same in a p-TFET [[23\]](#page-10-21). The donor-like and acceptor-like interface traps play a critical role in threshold voltage and therefore drain the current of a device [\[24](#page-10-22)].

There are many reports on the efects of interface traps on drain current, random telegraph noise, in the presence of high temperature, etc., a few of them are discussed as follows. Pezzimenti et al. concluded that the intrinsic defect concentration may be at least one order of magnitude lower than the epilayer doping concentration to avoid the formation of high-resistive paths for current [[25\]](#page-10-23). Fan et al. observed substantial random telegraph noise (RTN) amplitude for a single acceptor trap near the tunneling junction; moreover, a donor trap originated even more severe impact over a broader region across the channel region, with the help of atomistic 3-D TCAD simulations. Further, they added that thinner equivalent oxide thickness or longer  $L_{\text{eff}}$ , work function variation, etc. are some of the techniques that they found to control RTN amplitude depending on trap-type and the composition/orientation of metal-gate grain [[26](#page-10-24)]. The location of the traps, bias conditions, and trap types impact RTN for both FinFETs and TFETs conferencing devices and circuit characteristics [\[27](#page-10-25)]. Ghosh et al. analyzed the efects of traps at higher temperatures for a buried oxide TFET and found that the linearity of the device improved with the rise in temperature  $[28]$  $[28]$  $[28]$ . They further added that the Gaussian trap infuence is more compared to a uniform trap on the device and circuit performance of the device [[29\]](#page-10-27). Gupta et al. proposed a heterogeneous gate dielectric junctionless-TFET (HD JL-TFET) that improved the transconductance, linearity, and distortion as compared with the conventional JL-TFET [\[30\]](#page-10-28). Huang et al., reported with positive-bias and hot-carrier (HC) stress experiments and TCAD simulation, that the drain current degradation is mainly induced by the interface traps and/or oxide charge located above the tunneling region, which eventually reduces the tunneling feld and tunneling current. The interface traps primarily encourage the degradation in transconductance, while the oxide charge is responsible for a threshold-voltage shift in TFETs. Further, they added that the interface-trap generation is dominant with positive-bias stress, and the oxide-charge formation is vital under an HC stress in n-TFETs [\[31\]](#page-10-29). In conventional TFETs, high concentrations of acceptor-like interface traps suppress device ambipolarity, thus lowering the OFF-state current. With an optimized TFETs, namely, advanced *InAs*-based nanowire (NW) TFETs with  $Al_2O_3$  as the high-κ gate insulator, they proposed that the effects of interface traps can be reduced to an acceptable value [\[32](#page-10-30)]. Pandey et al., investigated the effect of a single charge trap random telegraph noise (RTN)-induced degradation in III–V heterojunction tunnel FET (HTFET)-based SRAM, which exhibits significant energy/performance enhancements even in the presence of RTN. To be specifc, HTFET-based SRAM provided 48X lower read access delay and 1.5X reduced power consumption over Si-FinFET ST SRAM operating at their respective minimum supply voltages [\[33](#page-10-31)]. Sant et al., verifed both theoretically and experimentally that the trap density at the semiconductor-oxide interface has to be suppressed to achieve a sub-thermal SS, eg., for a sub-thermal SS, the density of interface traps density,  $D_{IT} \leq 10^{12}$  *cm*<sup>−2</sup> *eV*<sup>−1</sup> [[34](#page-10-32)]. Conventional MOSFET and TFETs follow the same trend for threshold voltage shift and subthreshold swing degradation induced by interface traps, however, impacts on  $I_{ON}$  are different because of different conduction. N-type TFET is intrinsically more immune to  $V_{TH}$  shift induced by acceptor/donor interface traps than an n-type MOSFET [[21\]](#page-10-19).

Therefore, it is of utmost importance to know the effect of traps on JL-TFET at high temperatures that are not reported to the best of our knowledge. Moreover, both junctionless transistors and TFET are advantageous for low-power applications. It would be interesting to know if JL-TFET is opportunistic at a higher temperature. Section II of this article presents the device geometries taken up for comparison, and the simulation set-up. Efects of gate-separation length along with high-temperature performance of a JL-TFET is discussed in section III and section IV. Section V shows the dual materials gate JL-TFET for improvement of ambipolar behavior in the device and section VI discusses the interface traps efects on JL-TFET followed by the conclusion.

## **2 Device Architectures of JL‑TFET and p‑i‑n SOI TFET and Simulation Set‑up**

Figure [1](#page-2-0) shows the 2-D schematic of the JL-TFET architecture with a highly doped N-type Concentration of  $1 \times 10^{19}$  cm<sup>-3</sup>. The device has two gates—a fixed gate (FG), and a control gate (CG) on both sides of the source, and channel region respectively. Two gates are used to make the carriers tunnel by employing gate workfunction engineering which aids in modulating the energy bands to form a tunnel barrier. The JL-TFET has a channel

length,  $L_{CG} = 20nm$ , and height  $T_{Si} = 10nm$ . The gate dielectric (HfO<sub>2</sub>) thickness is taken as  $T_{OX} = 2nm$  in between metal gate contact and channel to get the optimized results of the device [\[35](#page-10-33)[–38\]](#page-11-0). Also, inside Fig. [1](#page-2-0). the conventional p-i-n SOI-TFET structure with the same dimension is used as in the case of JL-TFET with a single gate over the channel region with a metal workfunction  $\varphi_M = 4.58 \text{ eV}$ . This work function has been used to match the threshold voltage of both devices at room temperature. The threshold voltage is measured using the constant current method at a constant drain current  $I_D = 1 \times 10^{-7}$  A/  $\mu$ m. For the p-i-n SOI-TFET the doping concentrations in the source  $(p^+$ -type), channel (p<sup>-</sup>), and drain (n<sup>+</sup>-type) regions are  $1 \times 10^{20}$  cm<sup>-3</sup> ,  $1 \times 10^{16}$  cm<sup>-3</sup>, and  $5 \times 10^{18}$  cm<sup>-3</sup> respectively as mentioned in [\[18\]](#page-10-16) for best performance. The energy band diagram for JL-TFET is shown in Fig. [2](#page-3-0) at a constant drain bias  $V_{DS} = 1V$  for both ON states ( $V_{GS} = 1V$ ) and OFF state  $(V_{GS} = 0V)$ . It has been observed that a band-to-band tunneling path is forming while input bias is changing from  $V_{GS} = 0V$  to  $V_{GS} = 1V$ .

All simulations are carried out using Sentaurus TCAD Version R-2020.09-SP1 by Synopsys Inc. [\[39\]](#page-11-1). The simulation set-up has been calibrated with the transfer characteristics of junctionless TFET as shown in Fig. [3](#page-3-1). High doping concentrations in the substrate enable the bandgap narrowing (BGN) model. Because of the high impurity atom inside the channel, in the recombination part, Shockley–Read–Hall (SRH) model is used. Along with the SRH efect, recombination of the carrier is also temperaturedependent [[40\]](#page-11-2). The performance of the TFET has been investigated at varying temperatures from analog design perspectives. As the gate bias increases beyond the threshold voltage, tunneling of the mobile carriers increases, so drain current increases exponentially. Figure [3](#page-3-1) below shows the calibration of the simulation set-up with simulation data reported in [\[37\]](#page-11-3). The nonlocal band-to-band tunneling (BTBT) model is used for the tunneling of carriers. Calibration of the simulated dataset is traced by changing



<span id="page-2-0"></span>**Fig. 1** Schematic of Junctionless Tunnel Field Efect Transistor (JL-TFET) and p-i-n Silicon-ON-Insulator Tunnel Field Efect Transistor (p-i-n SOI-TFET)

<span id="page-3-0"></span>**Fig. 2** Energy band diagram of (**a**) JL-TFET and (**b**) p-i-n SOI TFET at a fixed drain bias  $V_{DS} = 1V$ , in the ON state  $(V_{GS} = 1V)$  and OFF state  $(V_{GS} = 0V)$  at T = 300 K (a)  $(b)$ **0.00 0.01 0.02 0.03 0.04 0.05 0.06 -2.0 -1.5 -1.0 -0.5 0.0 0.5 1.0 1.5 ) Ve( y gr enEPosition (**µ**m) EC**  $V_{\text{DS}} = 1 \text{ V}$  **DEV ON- State**  $(V_{GS} = 1 V)$  **OFF- State**  $(V_{GS} = 0 V)$ **0.00 0.01 0.02 0.03 0.04 0.05 0.06 -2.0 -1.5 -1.0 -0.5 0.0 0.5 1.0 1.5 Energy** (eV) **Position (**µ**m)**  $E_c$ **E**  $V_{DS}$  = 1 V **E E V ON- State (VGS = 1 V) • OFF- State (V<sub>GS</sub> = 0 V) Fig. 3** (**a**) Calibration of the simulation set-up with simulation dataset [[37](#page-11-3)] for gate length  $L_{GC} = 20nm$ , thickness  $T_{Si} = 5nm$ , Oxide (HfO<sub>2</sub>) thickness  $T_{OX} = 2nm$  and doping n-type concentration of  $1 \times 10^{19}$  *cm*<sup>−3</sup>. (**b**) Minimum tunneling width vs. gate voltage  $(V_{GS})$ **0.0 0.2 0.4 0.6 0.8 1.0**  $10^{-14} + 0.0$ **10-13 10-12 10-11 10-10 10-9 10-8 10-7**  $10^{-6}$   $\sqrt{|V_{DS} - 1|}$ **[ 38 ] Calibrated ID ( /** µ **A m) 0.0 0.2 0.4 0.6 0.8 1.0 1.2 6 8 10 12 14 16 18 20 22 24 ) mn(26 inimum Tunneling Width M** $V_{\text{pe}}(V) = 1 V$ **24.37 nm Average Slope 1.56 nm = 3.12 nm/V**

**V<sub>GS</sub>** (V)

<span id="page-3-2"></span><span id="page-3-1"></span>**Table 1** Parameter of nonlocal path band-to-band tunneling

Parameter Name	Calibrated Value			
$A_{path}$	$2.6 \times 10^{6}$ cm <sup>-3</sup> s <sup>-1</sup>			
$B_{path}$	$4.2 \times 10^{6} Vcm^{-1}$			
	$-0.45 eV$			
$P_{path}$	0.037 eV			
	$D_{path}$			

*Apath*, *Bpath* and *Dpath* in the parameter section of the silicon substrate as shown in Table [1](#page-3-2).

In Fig.  $3(a)$  the calibrated transfer characteristics are in good agreement at higher gate voltages where the BTBT is dominant. Figure  $3(b)$  $3(b)$  $3(b)$  shows the plot of minimum tunneling width versus gate voltage in BTBT-dominant region. Beyond  $V_{GS}$  = 0.5 V, the tunneling width almost saturates, indicating regions of high BTBT rates. The change in the tunneling width between  $V_{GS}$  = 0.5 V, and  $V_{GS}$  = 1.0 V is only 1.56 nm as compared to the total change being 24.37 nm. This accounts for only 6.41% of the total diference between the minimum tunneling widths at  $V_{GS}$  = 0 V, and  $V_{GS}$  = 1 V. However, there is a slight mismatch between the transfer characteristics in and around  $0V \leq V_{GS} \leq 0.03V$ , which is negligible as compared to the rest of the characteristics. A possible reason for this mismatch is extremely low BTBT in the off-state, which is supported by the minimum tunneling width in the said regime of  $V_{GS}$  from Fig. [1](#page-2-0)([b\)](#page-2-0). In this voltage region, the corresponding drain current is negligible for practical measurements in fabricated devices.

**V<sub>GS</sub>** (V)

#### **3 Efects of Gate‑separation Length Between Fixed Gate and Control Gate**

**(a) (b)**

Figure  $4(a)$ , shows the transfer characteristics at two different temperatures, where Fig.  $4(b)$  $4(b)$  traced the band diagrams along the channel length for the four gate-separation lengths at 300 K. As the gate-separation length increases from 5 nm, it is observed from Fig.  $4(b)$  $4(b)$  that the width of the tunneling region increases, and hence ON-state current decreases. With the increase in separation length at fxed drain bias, the ON-state resistance increases at the surface of the JL-TFET. As evident from the band diagram with the increase in gateseparation length, the gradient of the bands near the tunneling barrier decreases resulting in decrease in the magnitude of the electric feld. The electric feld has its maximum

<span id="page-4-0"></span>

value of 5883.17 V/cm for separation length of 5 nm and it decreases with the increase in the separation length. The least possible separation between the gates gives higher ONstate current and lower OFF-state current leading to a high *ION*  $\frac{I_{ON}}{I_{OFF}}$  switching ratio of 7.18  $\times$  10<sup>6</sup> at 5 nm and1.30  $\times$ 10<sup>3</sup> at 20 nm [\[41](#page-11-4)].

#### **4 High‑temperature Performance of JL‑TFET**

TFET was found to be more resistant to  $V_{TH}$  roll off with an increase in temperature. While the temperature dependency is feeble in the BTBT-dominated area, it is more in the low electric feld range because of the strong temperature dependency of SRH generation–recombination [\[42](#page-11-5)]. On the other hand, junctionless transistors show high-temperature advantages in terms of lesser *I<sub>ON</sub>*/*I<sub>OFF</sub>* degradation with temperature [[43\]](#page-11-6). Because JL-TFET is studied by many authors as advantages over TFET in terms of a) excellent ON–OFF characteristics b) lower subthreshold swing and better switching performance [[37](#page-11-3)]. In addition, that they reported JL-TFET is relatively easy to fabricate, so it would be interesting to see the high-temperature performances of the device in comparison to p-i-n SOI-TFET.

In Fig.  $5(a)$  $5(a)$  $5(a)$  the transfer characteristics are plotted for both the devices by varying the temperature from room temperature (~300 K) up to 500 K at  $V_{DS} = 1V$ . It is observed that there is more ON or OFF-current variation with temperature for JL-TFET. However, JL-TFET still holds better  $I_{ON}/I_{OFF}$  till  $T \sim 400K$ , after which p-i-n SOI-TFET outperforms. This is because the probability of band-to-band generation is increased more in JL-TFET than in p-i-n SOI-TFET with temperature. For p-i-n SOI-TFET the probability of band-to-band generation is more but less sensitive with temperature as shown in Fig. [5](#page-4-1)([b\)](#page-4-1) and more is explained below.

The current  $(|I| = q \int G dV$ , where q is the charge of electron and G is generation rate and V is the applied field) is determined by Kane's Model, where G(E) is given by [\[44\]](#page-11-7)

$$
G(E) = A \frac{E}{\sqrt{E_g}} \exp(-BE_g^{\frac{3}{2}}/E)
$$
\n(1)

where  $E =$ Electric Field,  $E<sub>g</sub>$  = Band Gap, A, and B are the constant parameter depending on the efective mass of valance and conduction band. We have considered the phononassisted tunneling process in our physics model for which A and B can be expressed as

<span id="page-4-1"></span>**Fig. 5** (**a**) Transfer characteristics with temperature for JL-TFET and p-i-n SOI-TFET at a fixed drain bias  $V_{DS} = 1V$ channel length  $(L_{CG}) = 20nm$ , height  $T_{Si} = 10nm$ , *oxidethickness* $(T_{OX}) = 2nm$  **(b)** Band-to-band generation profle with temperature for both JL-TFET and p-i-n SOI-TFET at gate bias  $V_{GS} = 1V$  and drain  $bias V_{DS} = 1V$ 



$$
A = \frac{g(m_V m_C)^{3/2} (1 + 2N_{op}) D_{op}{}^2 (qF_0)^{5/2}}{2^{21/4} h^{5/2} m_r^{5/4} \rho \epsilon_{op} [E_g(300K) + \Delta_C + \Delta_V]^{7/4}}
$$
(2)

$$
B = \frac{2^{7/2} \pi m_r^{1/2} [E_g(300K) + \Delta_C + \Delta_V]^{3/2}}{3qh}
$$
 (3)

The values of constants are directly related to a physical parameter that infuences the device's characteristics. After calculating the  $m_r$  value from the default values while calibrating, we have changed the other parameters to get the expected transfer characteristics with the values shown in Table [1.](#page-3-2) On the other hand, in the non-local BTBT model, the current depends on the band edge profle along the specifed path. In this model, the electric feld is locally defned at each mesh point by setting length and permeable permission in the specifed region interface within the math section of the s-device [[39\]](#page-11-1). The crystal lattice of the semiconductor material gets expanded and interatomic bonds are broken with the increase in temperature which can be written as

$$
E_g(T) = E_g(0) - \frac{\alpha T^2}{(T + \beta)}
$$
\n(4)

*E<sub>g</sub>*(0)= Band gap at 0 K, α, and β are constant for the best ft of the experimental data. Reduction of energy bandgap with temperature afects the ON-state current as well as OFF-state current as the tunneling distance is reduced [\[45](#page-11-8)]. With an increase in temperature, the number of broken bonds also increases more in n-type semiconductors than intrinsic type semiconducting material. A p-i-n SOI-TFET needs more thermal energy than n channel JL-TFET. Hence JL-TFET is more temperature sensitive.

The threshold voltage  $(V<sub>TH</sub>)$  is matched for both devices at room temperature by tunning the metal work function of p-i-n SOI-TFET. Metal workfunction  $\varphi_M = 4.58 \text{eV}$  of p-i-n SOI-TFET matches the threshold voltage ( $V_{TH} = 0.56V$ ) at room temperature. Table [2](#page-5-0) shows threshold voltage variation with the temperature at fxed drain-to-source bias,  $V_{DS} = 1V$ . We have traced the threshold voltage by using the constant current method ( $V_{TH} = V_{GS}$  *at*  $I_{DS} = 10^{-7}A$ ). For a p-i-n SOI-TFET,  $V_{TH}$  is marginally altered compared to a JL-TFET, where is a good chance; because of lesser reduction of an energy band gap in p-i-n SOI-TFET with temperature as the channel is intrinsic-type which contains a smaller number of mobile charges, than the n-type heavily doped charges and from the band diagram we can see small tunneling width is present. For a p-i-n SOI-TFET channel in intrinsic and drain is n-type, but less doped compared to n-channel JL-TFET. At higher gate voltage, velocity gets saturated, mobility degrades more in p-i-n SOI-TFET than JL-TFET). For the same reason, subthreshold swing  $[SS = \partial V_{GS}/\partial(\log_{10}I_D)]$  is lesser temperature sensitive for p-i-n SOI-TFET than a JL-TFET as shown in Table [2.](#page-5-0)

Transconductance ( $G_m = \partial I_D / \partial V_{GS}$ ) is slightly better for p-i-n SOI-TFET. Moreover, *Gm* of p-i-n SOI-TFET is lesser sensitive to temperature than the other device. However,  $G_m/I_D$  is better for a JL-TFET at a higher temperature. The cut-off frequency of the device,  $f_T = G_m/2\pi C_{GG}$ , where  $C_{GG}$ is the total gate capacitance is better for p-i-n SOI-TFET and lesser sensitive to temperature than JL-TFET. For the same reason, the gain bandwidth product of the device,  $GBW = G_m/2\pi \times 10 \times C_{GD}$  at DC gain of 10 units, is better for p-i-n SOI-TFET even at a higher temperature than JL-TFET. Overall, from Table [2](#page-5-0), it can be concluded that a)  $I_{ON}/I_{OFF}$  the ratio is comparatively higher for JL-TFET till  $T = 400K$ , after which the p-i-n SOI TFET has moderately better value b) p-i-n SOI TFET has better transconductance from low–high temperatures, c) there is more threshold voltage variation with T for JL-TFET, d) JL-TFET offers relatively better subthreshold swing compared to p-i-n SOI TFET, e) p-i-n SOI TFET has better gate-tosource capacitance  $(C_{GS})$ , gate-to-drain capacitance  $(C_{GD})$ , cut-off frequency  $(f_T)$  and gain bandwidth product (GBW)

<span id="page-5-0"></span>**Table 2** Electrical parameters for variation in temperatures of JL-TFET and p-i-n SOI-TFET

<i>Temperature</i> (K)		$I_{ON}(\mu A/\mu m)$	$I_{OFF}(pA)$ $\mu$ m)	$I_{ON}/I_{OFF}$ (×10 <sup>6</sup> )	$V_{TH}$ (V)	SS (mV/dec)	$G_m$ (mS)	$(G_m/I_D)$	$C_{GG}$ (fF)	$f_T$ (GHz)	<b>GBW</b> (GHz)		
300	<b>JL-TFET</b>	6.91		0.963		7.18	0.56	56	0.049	14.1	1.4	5.6	0.6
	p-i-n TFET	90.8	10.091	0.00899	0.56	58	0.61	1478.8	0.23	420	130		
350	JL-TFET	13.91	3.65	3.8	0.43	58	0.083	16.65	1.5	9.2	0.99		
	p-i-n TFET	106	11,690	0.00906	0.55	62	0.71	1486.6	0.24	480	150		
400	JL-TFET	26.49	121	0.2189	0.30	61	0.12	2119.2	1.6	13	1.4		
	p-i-n TFET	124	13.444	0.00922	0.55	73	0.82	1508.5	0.25	520	170		
450	JL-TFET	42.53	1311	0.03244	0.22	69	0.17	2501.7	1.7	17	1.9		
	p-i-n TFET	143	15,322	0.00933	0.54	87	0.93	1526.1	0.26	560	180		
500	JL-TFET	68.52	11.166	0.00613	0.12	123	0.25	2740.8	1.8	22	2.5		
	p-i-n TFET	164	17,298	0.00948	0.53	143	1.06	1547.1	0.29	570	200		

performance than JL-TFET. In conclusion, JL-TFET is a better ft for low-power applications and p-i-n SOI TFET is more proftable for high-speed applications compared to a JL-TFET.

## **5 Improvement of Ambipolar Behavior in a JL‑TFET**

In this section, two diferent gate materials in the control gate part of different work function  $\varphi_{M1}$  and  $\varphi_{M2}$  are considered, where  $\varphi_{\text{M1}}$  is kept fixed to 4.25 eV, and  $\varphi_{\text{M2}}$  is varied to study the transfer characteristics of JL-TFET for diferent temperatures. The increase in the work function in the channel drain region increases the tunnel length for both the ONstate and OFF-state current. Thus, increasing  $\varphi_{M2}$ , slightly decreases the current as tunnel length increases. There is an increase in ambipolar current as  $\varphi_{M2}$  is increased which is shown in Fig. [6](#page-6-0)([b\)](#page-6-0) through a BTBT contour for  $\varphi_{M2} = 4eV$ and  $\varphi_{M2} = 4.25 \text{eV}$  at  $V_{GS} = -0.1V$ . Decreasing the value of  $\varphi_{M2}$ , increases the OFF-state current which is the leakage current. This increase in leakage current is due to the shift in energy band in the upward direction that leads to increasing tunnel length as shown in Fig.  $6(c)$ . At the superthreshold region, there is no change in ON-state current (Fig.  $6(d)$  $6(d)$ ) because the energy band remains fxed without any shift in the upward and downward direction in the source channel region. As the gate voltage decreases, the energy band of the channel region shifts upward due to which the electrons from the valence band of the channel tunnel to the conduction band edge of the drain, thereby increasing the ambipolarity [[46,](#page-11-9) [47](#page-11-10)]. So, for better performance ambipolar behavior can be reduced by shifting the energy band of the channel/ drain region to a downward direction which can be done by reducing the value of the work function. The work functions in the dual material gate JL-TFET can be optimized for the improvement of  $I_{ON}$ , which is a drawback for the device.

## **6 Role of Interface Traps on Junctionless ‑TFET at High‑Temperature**

In a dielectric material like  $SiO<sub>2</sub>$ , HfO<sub>2</sub> and many more oxides, charges may be trapped in the form of impurities at the interface. The trapped oxide charges arise out of the defects which are caused due to empty atomic valences at the  $Si-SiO<sub>2</sub>$ 

<span id="page-6-0"></span>**Fig. 6** (**a**) Schematic diagram for dual gate material JL-TFET, (**b**) BTBT contour for the dual control gate material  $\varphi_{M2} = 4eV$  and  $\varphi_{M2} = 4.25eV$ at $V_{GS} = -0.1V$ , (**c**) Energy Band diagram variation of  $\varphi_{M2}$ at  $V_{GS} = 0V$  (OFF-State condition) at T=300 K, (**d**) Transfer characteristics for a work function of the material near the fixed gate at  $T = 300$  K





<span id="page-7-0"></span>**Fig. 7** Gaussian distribution trap in the oxide–semiconductor interface

interface causing charges to get trapped at the interface [[48](#page-11-11)]. In this section, a circumstantial investigation of the role of trap type, trap density concentration, trap energy levels and trap energy width in afecting the characteristics of JL-TFET with HfO<sub>2</sub>, high  $-k$  gate dielectric is presented.

In this analysis, the Gaussian trap distribution is selected as it closely follows experimental evidence as compared to uniform and exponential distributions [[49\]](#page-11-12), defned mathematically Fig. [7](#page-7-0) as [[39](#page-11-1)]

$$
D_{Gau} = N_0 e^{\left(-\frac{(E-E_0)^2}{2E_S^2}\right)}\tag{5}
$$

where,  $N_0$  is the peak density concentration, *E* is the variable energy,  $E_0$  is the position of energy corresponding to peak density concentration, and  $E<sub>S</sub>$  defines the width of the Gaussian distribution such that if  $E = \sqrt{2}E_s$  then the concentration of the traps is 1∕*e* of the peak density concentration, *N*<sub>0</sub>. Two types of traps are taken into consideration, namely, acceptor-like traps, and donor-like traps. The former type of trap is considered in the upper half of the energy bandgap,

<span id="page-7-1"></span>**Fig. 8** (**a**) Acceptor-like traps and (**b**) Donor-like traps transfer characteristics curve with the separation length between the gates taking Gaussian distribution peak location for temperatures at 300 K and 500 K

while the latter is considered in the lower half of the energy bandgap. We have assumed that the localized interface trap charges are located at  $Si/HfO<sub>2</sub>$  interface where the capture cross section  $\sigma$ , ( $\sigma_e = \sigma_h$ ) is 10<sup>-14</sup> cm<sup>-2</sup>.

Figures  $8(a)$  $8(a)$ , and  $(b)$  $(b)$  $(b)$  exhibit the transfer characteristics for the gate-separation lengths in presence of acceptorlike, and donor-like interface traps. From the above fgure it is clear that for all the cases, an increase in gate-separation lengths degrade the device performance, resulting in extremely poor switching ratios as evident from the transfer characteristics. The acceptor- like traps and donor-like traps are taken into consideration where both the characteristics follow the same trend as for the case of no trap JL-TFET for aforementioned reasons. Further analyses are done for both acceptor-like traps and donor-like traps for two diferent concentrations taking 5 nm as gate-separation length.

Figure [9](#page-8-0) shows the transfer characteristics concerning traps for the increase in temperature, where two interface trap density concentration is taken into consideration having maximum trap density concentration  $N_0 = 10^{13}$  cm<sup>-2</sup> and minimum trap density concentration of  $N_0 = 10^{10}$  cm<sup>-2</sup> for both acceptor-like traps and donor-like traps. The ON-State current and OFF-State current increase as the forbidden gap of the silicon decreases with an increase in temperature [[50](#page-11-13)]. The more the trap concentration, the more the trapping of carriers, and the lower the current for acceptor–like traps. If the dissimilarity of the characteristics among acceptor-like traps and donor-like traps is observed, acceptor-like traps are found to afect the ON state of the device as opposed to donor-like traps which afect the ambipolar state of the device [[51\]](#page-11-14). However, the fact that both are similar in dominance in the OFF state is observable from the characteristics.

#### **6.1 Efect of Traps Due to Variation in Gaussian Peak Location**

The peak position of the Gaussian distribution of traps has great signifcance in the current characteristics of JL-TFET.



<span id="page-8-0"></span>**Fig. 9** Trap transfer characteristics curve for drain current versus gate-to-source voltage for diferent peak density concentrations for diferent temperatures (**a**) acceptor-like traps, (**b**) donor-like traps



The results of these variations for both acceptor-like traps and donor-like traps from deep to shallow levels are shown in Figs.  $10(a)$  $10(a)$  $10(a)$  and ([b\)](#page-8-1), respectively. We assume that the peak density concentration of interface traps such as donorlike traps and acceptor-like traps type is 1013*cm*<sup>−</sup>2 where the energy distributions are located between  $E_i + 0.3eV$ and  $E_i - 0.3eV$  considering  $E_i$  as the reference level for an increase in temperature from 300 to 500 K. Out of them, the peak position in the deep level at zero gate voltage has the maximum OFF-state current which decreases as we move to the shallow trap levels, whereas the ON-state current remains nearly same for all [[52](#page-11-15)].

#### **6.2 Efect of Standard Deviation on Gaussian‑like Traps**

Figure [11](#page-9-0) represents the transfer characteristics due to variation of the standard deviation of Gaussian widths from 0.1 eV to 0.4 eV for temperatures ranging from 300 to 500 K. Figure [12](#page-9-1) shows the Gaussian distributions for diferent  $E<sub>s</sub>$  for the two temperatures. The widening of the Gaussian distribution with an increase in  $E<sub>S</sub>$  shows a high distribution of interface trap density over the energy bandgap. As a result, more carriers have the probability to get trapped, and hence, the current changes. On the other hand, due to the impact of temperature, the energy bandgap for  $T = 500$  K is lower than that for  $T = 300$  K due to temperature-dependent bandgap shrinking. In the case of donor-like traps, a dominant efect is observed in its ambipolar state as pointed out in Fig. [9\(b](#page-8-0)), and in case of acceptor-like traps, a dominant effect is observed in its on state as pointed out in Fig.  $9(a)$ .

## **7 Conclusion**

This article describes the study of temperature analyses for a JL-TFET on analog design parameters at higher temperatures and reported a descriptive investigation into the device performance using calibrated TCAD simulations and compared the results with a p-i-n SOI-TFET. An effort was also to improve the ambipolar performance of a JL-TFET. The effects of interface traps on the device performance are also investigated. The signifcant conclusions are listed below:

• Increasing the separation length between the fixed gate and the control gate reduces the surface electric feld and hence the ON-state current.

<span id="page-8-1"></span>**Fig. 10** Trap transfer characteristics curve for drain current versus gate-to-source voltage for diferent variations in Gaussian peak location for diferent temperatures (**a**) acceptor-like traps, (**b**) donor-like traps



<span id="page-9-0"></span>**Fig. 11** Trap transfer characteristics curve for drain current versus gate-to-source voltage for various standard deviations on Gaussian-like traps for diferent temperatures (**a**) acceptor-like traps, (**b**) donor-like traps



- As the temperature increases, the ON-state current  $(I_{ON})$ for both JL-TFET and p-i-n SOI-TFET increases, unlike an inversion mode MOSFET, where  $I<sub>D</sub>$  degrades with temperature.
- JL-TFET has a better  $I_{ON}/I_{OFF}$  ratio compared to a p-i-n SOI-TFET till  $T = 400$  K, after which p-i-n SOI-TFET outperforms in temperature behaviour.
- JL-TFET outperforms in terms of better SS resulting in better quick switching to high T.
- Because of its better  $I_{\text{OFF}}$  and hence scalability; JL-TFET is a better ft for low-power applications such as memory devices. In addition, JL-TFET has fewer fabrication steps, and therefore, is cost-efective, compared to a p-i-n SOI-TFET.
- p-i-n SOI-TFETs offer better cut-off frequency  $(f_T)$ and better gain bandwidth product (GWP) till higher temperature making the device suitable for high-speed analog applications.



<span id="page-9-1"></span>**Fig. 12** Interface trap density as a function of energy for diferent standard deviations of the Gaussian distribution at  $T = 300$  K, 500 K

- Dual material technology helps in controlling ambipolar performance in a JL-TFET.
- Acceptor-like traps dominantly affect the transfer characteristics in the ON state region again donor-like traps dominantly afect the ambipolar state region where the observation is done accordingly the more closer the peak trap density value to the mid bandgap region, the traps get degraded more.

**Author Contribution** Ratul Kumar Baruah conceptualized the work. Simulation and analysis were performed by Sujay Routh, Deepjyoti Deb supported by Ratul Kumar Baruah and Rupam Goswami. The frst draft of the manuscript was written by Ratul Kumar Baruah, Sujay Routh, and Deepjyoti Deb and all authors commented on previous versions of the manuscript. All authors read and approved the fnal manuscript. Sujay Routh and Deepjyoti Deb contributed equally to this work.

**Funding** This work was supported by DST FIST II (Grant number: SR/ FST/ET-II/2018/241). Author A has received research support from All India Council for Technical Education (Grant number: 1–6382306131).

**Data Availability** All the material/Simulator license is owned by the authors and/or no permissions are required. The data(s) are available to the journal if required.

#### **Declarations**

**Ethics Approval** The results/data/fgures in this manuscript have not been published elsewhere, nor are they under consideration from any of the Contributing Authors by another publisher.

**Consent to Participate** All authors have consent to submit the work in this journal.

**Consent for Publication** We have read and understood the publishing policy and submit this manuscript in accordance with this policy.

**Competing Interests** We declare that the authors have no competing interests as defned by Springer, or other interests that might be perceived to infuence the results and/or discussion reported in this paper.

#### **References**

- <span id="page-10-0"></span>1. Colinge JP, Lee CW, Afzalian A, Akhavan ND, Yan R, Ferain I, Razavi P, O'Neill B, Blake A, White M, Kelleher AM, McCarthy B, Murphy R (2010) Nanowire transistors without junctions. Nat Nanotechnol 5:225–322
- <span id="page-10-1"></span>2. Colinge JP, Kranti A, Yan R, Lee CW, Ferain I, Yu R, Dehdashti AN, Razavi P (2011) Junctionless nanowire transistor (JNT): Properties and design guidelines. Solid State Electron 65:33–37
- <span id="page-10-2"></span>3. Strangio S, Palestri P, Esseni D, Selmi L, Crupi F, Richter S, Zhao QT, Mantl S (2015) Impact of TFET unidirectionality and ambipolarity on the performance of 6T SRAM cells. IEEE J Electron Devices Soc 3:223–232
- <span id="page-10-3"></span>4. Gedam A, Acharya B, Mishra GP (2021) Junctionless silicon nanotube TFET for improved DC and radio frequency performance. Silicon 13:167–178
- <span id="page-10-4"></span>5. Nigam K, Gupta S, Pandey S, Kondekar PN, Sharma D (2018) Controlling the ambipolarity and improvement of RF performance using Gaussian Drain Doped TFET. Int J Electron 105:806–816
- <span id="page-10-5"></span>6. Nagavarapu V, Jhaveri R, Woo JCS (2008) The tunnel source (PNPN) n-MOSFET: a novel high-performance transistor. IEEE Trans Electrons Devices 55:1013–1019
- <span id="page-10-6"></span>7. Saurabh S, Kumar MJ (2011) Novel attributes of a dual material gate nanoscale tunnel feld-efect transistor. IEEE Trans Electrons Devices 58:404–410
- <span id="page-10-7"></span>8. Strangio S, Palestri P, Lanuzza M, Crupi F, Esseni D, Selmi L (2016) Assessment of InAs/AlGaSb tunnel-FET virtual technology platform for low-power digital circuits. IEEE Trans Electron Devices 63:2749–2756
- <span id="page-10-8"></span>9. Chattopadhyay A, Mallik A (2011) Impact of a spacer dielectric and a gate overlap/underlap on the device performance of a tunnel feldefect transistor. IEEE Trans Electron Devices 58:677–683
- <span id="page-10-9"></span>10. Choi WY, Lee W (2010) Hetero-gate-dielectric tunneling feldeffect transistors. IEEE Trans Electron Devices 57:2317–2319
- <span id="page-10-10"></span>11. Agarwal S, Yablonovitch E, Liu TJK, Kuhn K (2015) Designing a low voltage, high current tunneling transistor. Cambridge University Press, Cambridge, pp 79–116
- <span id="page-10-11"></span>12. Xiao TP, Zhao X, Agarwal S, Yablonovitch E (2015) Impact of interface defects on tunneling FET turn-on steepness. In 2015 Fourth Berkeley Symposium on Energy Efficient Electronic Systems (E3S) IEEE, pp 1–2
- <span id="page-10-12"></span>13. Nigam K, Kondekar PN, Chandan BV, Kumar S, Tikkiwal VA, Singh K, Bhardwaj E, Choubey S, Chaturvedi S (2022) Performance and analysis of stack junctionless tunnel field effect transistor. Silicon 14:1549–1558
- 14. Tirkey S, Sharma D, Yadav DS, Yadav S (2017) Analysis of a novel metal implant junctionless tunnel FET for better DC and analog/RF electrostatic parameters. IEEE Trans Electron Devices 64:3943–3950
- <span id="page-10-13"></span>15. Routh S, Deb D, Baruah RK, Goswami R (2022) Junctionless tunnel FET for high-temperature applications from an analog design perspective. In 2022 IEEE International Conference on Nanoelectronics, Nanophotonics, Nanomaterials, Nanobioscience & Nanotechnology (5NANO) IEEE, pp 1–4
- <span id="page-10-14"></span>16. Fleetwood DM, Winokur PS, Reber RA Jr, Meisenheimer TL, Schwank JR, Shaneyfelt MR, Riewe LC (1993) Effects of oxide traps, interface traps and border traps on metal-oxide-semiconductor devices. J Appl Phys 73:5058–5074
- <span id="page-10-15"></span>17. Lyu JS, Lee KSN (1993) Determination of the interface trap density in metal oxide semiconductor feld-efect transistor through subthreshold slope measurement. Jpn J Appl Phys 32:4393
- <span id="page-10-16"></span>18. Deb D, Goswami R, Baruah RK, Kandpal K, Saha R (2021) An SOI npn double gate TFET for low power applications. In 2021 Devices for Integrated Circuit (DevIC) IEEE, pp 621–623
- <span id="page-10-17"></span>19. Singh KS, Kumar S, Nigam K (2020) Impact of interface trap charges on analog/RF and linearity performances of dual-material gate-oxide-stack double-gate TFET. IEEE Trans Device Mater Reliab 20:404–412
- <span id="page-10-18"></span>20. Singh AK, Tripathy MR, Baral K, Singh PK, Jit S (2020) Impact of interface trap charges on device level performances of a lateral/vertical gate stacked Ge/Si TFET-on-SELBOX-substrate. Appl Phys A 126:1–11
- <span id="page-10-19"></span>21. Qiu Y, Wang R, Huang Q, Huang R (2014) A comparative study on the impacts of interface traps on tunneling FET and MOS-FET. IEEE Trans Electron Devices 61:1284–1291
- <span id="page-10-20"></span>22. Boucart K, Ionescu AM (2007) Double-gate tunnel FET with high-*k* gate dielectric. IEEE Trans Electron Devices 54:1725–1733
- <span id="page-10-21"></span>23. Ehteshamuddin M, Alharbi AG, Loan SA (2018) Impact of interface traps on the BTBT-current in tunnel feld efect transistors. In 2018 5th International Conference on Electrical and Electronic Engineering (ICEEE) IEEE, pp 224–227
- <span id="page-10-22"></span>24. Tripathy MR, Samad A, Singh AK, Singh PK, Baral K, Mishra AK, Jit S (2021) Impact of interface trap charges on electrical performance characteristics of a source pocket engineered Ge/Si heterojunction vertical TFET with HfO2/Al2O3 laterally stacked gate oxide. Microelectron Reliab 119:114073
- <span id="page-10-23"></span>25. Pezzimenti F, Bencherif H, De Martino G, Dehimi L, Carotenuto R, Merenda M, Della Corte FG (2021) Study and assessment of defect and trap efects on the current capabilities of a 4H-SiCbased power MOSFET. Electronics 10:735
- <span id="page-10-24"></span>26. Fan ML, Hu VPH, Chen YN, Su P, Chuang CT (2013) Analysis of single-trap-induced random telegraph noise and its interaction with work function variation for tunnel FET. IEEE Trans Electron Devices 60:2038–2044
- <span id="page-10-25"></span>27. Fan ML, Yang SY, Hu VPH, Chen YN, Su P, Chuang CT (2014) Single-trap-induced random telegraph noise for FinFET, Si/Ge Nanowire FET, Tunnel FET, SRAM and logic circuits. Microelectron Reliab 54:698–711
- <span id="page-10-26"></span>28. Ghosh P, Bhowmick B (2020) Efect of temperature in selective buried oxide TFET in the presence of trap and its RF analysis. Int J RF Microwave Comput Aided Eng 30:22269
- <span id="page-10-27"></span>29. Ghosh P, Roy A, Bhowmick B (2020) The impact of donor/acceptor types of interface traps on selective buried oxide TFET characteristics. Appl Phys A 126:330
- <span id="page-10-28"></span>30. Gupta S, Nigam K, Pandey S, Sharma D, Kondekar PN (2017) Efect of interface trap charges on performance variation of heterogeneous gate dielectric junctionless-TFET. IEEE Trans Electron Devices 64:4731
- <span id="page-10-29"></span>31. Huang XY, Jiao GF, Cao W, Huang D, Yu HY, Chen ZX, Singh N, Lo GQ, Kwong DL, Li MF (2010) Efect of interface traps and oxide charge on drain current degradation in tunneling feld-efect transistors. IEEE Electron Device Lett 31:779
- <span id="page-10-30"></span>32. Beneventi GB, Gnani E, Gnudi A, Reggiani S, Baccarani G (2013) Can interface traps suppress TFET ambipolarity? IEEE Electron Device Lett 34:1557
- <span id="page-10-31"></span>33. Pandey R, Saripalli V, Kulkarni JP, Narayanan V, Datta S (2014) Impact of single trap random telegraph noise on heterojunction TFET SRAM stability. IEEE Electron Device Lett 35:393
- <span id="page-10-32"></span>34. Sant S, Schenk A, Moselund K, Riel H (2016) Impact of trapassisted tunneling and channel quantization on InAs/Si hetero tunnel FETs. In 2016 74th Annual Device Research Conference (DRC) IEEE, pp 1–2
- <span id="page-10-33"></span>35. Priya LG, Balamurugan NB (2019) New dual material double gate junctionless tunnel FET: subthreshold modeling and simulation. AEU-Int J Electron C 99:130–138
- 36. Basak S, Asthana PK, Goswami Y (2015) Leakage current reduction in junctionless tunnel FET using a lightly doped source. Appl Phys Letters 118:1527–1533
- <span id="page-11-3"></span>37. Ghosh B, Akram MW (2013) Junctionless tunnel feld efect transistor. IEEE Electron Device Lett 34:584–586
- <span id="page-11-0"></span>38. Jain P, Prabhat V, Ghosh B (2015) Dual metal-double gate tunnel field effect transistor with mono/hetero dielectric gate material. Comput J Electron 14:537–542
- <span id="page-11-1"></span>39. Sentaurus Device User: Sentaurus TCAD Version R-2020.09-SP1
- <span id="page-11-2"></span>40. Schenk A (1992) model for the feld and temperature dependence of SRH lifetimes in silicon". Solid State Electron 35:1585–1596
- <span id="page-11-4"></span>41. Raushan MA, Alam N, Akram MW, Siddiqui MJ (2018) Impact of asymmetric dual-k spacers on tunnel feld efect transistors. J Comput Electron 17:756–765
- <span id="page-11-5"></span>42. Narang R, Saxena M, Gupta RS, Gupta M (2013) Impact of temperature variations on the device and circuit performance of tunnel FET: a simulation study. IEEE Trans Nanotechnol 12:951–957
- <span id="page-11-6"></span>43. Baruah RK, Paily RP (2012) High-temperature efects on device performance of a junctionless transistor. International Conference on Emerging Electronics, pp 1–4
- <span id="page-11-7"></span>44. Biswas A, Dan SS, Royer CL, Grabinski W, Lonescu AM (2012) TCAD simulation of SOI TFETs and calibration of non-local band-to-band tunneling model. Microelectron Eng 98:334–337
- <span id="page-11-8"></span>45. Mishra V, Verma YK, Agarwal L, Gupta SK (2021) Temperature impact on device characteristics of charge plasma based tunnel FET with Si 0.5 Ge 0.5 source. Eng Res Express 3:045012
- <span id="page-11-9"></span>46. Shaikh MU, Loan S (2019) Drain-engineered TFET with fully suppressed ambipolarity for high-frequency application. IEEE Trans on Electron Devices 66:1628–1634
- <span id="page-11-10"></span>47. Tiwari S, Saha R (2021) Methods to reduce ambipolar current of various TFET structures. A review. Silicon 1–9
- <span id="page-11-11"></span>48. Goswami R, Bhowmick B, Baishya S (2015) Electrical noise in Circular Gate Tunnel FET in presence of interface traps. Superlattices Microstruct 86:342–354
- <span id="page-11-12"></span>49. Wang W, Hwang J, Xuan T, Ye PD (2011) Analysis of electron mobility in inversion-mode MOSFETs. IEEE Trans Electron Devices 58:1972–1978
- <span id="page-11-13"></span>50. Ehteshamuddin M, Alharbi AG, Loan SA (2018) Impact of interface traps on the BTBT-current in tunnel feld efect transistors. 5th International Conference on Electrical and Electronic Engineering (ICEEE). IEEE, pp 224–27
- <span id="page-11-14"></span>51. Pezzimenti F, Bencherif H, Martino GD, Dehimi L, Carotenuto R, Merenda M, Corte FGD (2021) Study and assessment of defect and trap efects on the current capabilities of a 4H-SiC-based power MOSFET. Electronics 10:735
- <span id="page-11-15"></span>52. Deb D, Goswami R, Baruah RK, Kandpal K, Saha R (2022) Parametric investigation and trap sensitivity of N-p-N double gate Tfets. Comput Electr Eng 100:107930

**Publisher's Note** Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Springer Nature or its licensor (e.g. a society or other partner) holds exclusive rights to this article under a publishing agreement with the author(s) or other rightsholder(s); author self-archiving of the accepted manuscript version of this article is solely governed by the terms of such publishing agreement and applicable law.