



A Critical Review on Reliability and Short Circuit Robustness of Silicon Carbide Power MOSFETs

S. Sreejith¹ · J. Ajayan² · S. Babu Devasenapati¹ · B. Sivasankari¹ · Shubham Tayal²

Received: 3 February 2022 / Accepted: 22 July 2022 / Published online: 3 August 2022
© Springer Nature B.V. 2022

Abstract

Superior electrical and physical properties of SiC (Silicon Carbide) make them ideal for various high voltage, high frequency and high power electronic applications. When compared to GaAs and GaN, the advantage of SiC is that its natural oxide is SiO₂ and is used as the gate-dielectric in SiC MOSFETs. Better performance of SiC Power MOSFETs has made it as an ideal substitute to its Si counterpart. Even though the performance of SiC Power MOSFETs has improved significantly over recent years (breakdown voltage over 3300 V [144], field effect channel mobility over 160 cm²/Vs (Cabello et al. in Appl Phys Lett 111, 2017), specific on state resistance as low as 1.63 mΩ.cm² (Fu et al. in Microelectron Reliab 123, 2021) and short circuit withstand time over 80 μs (Wang et al. in IEEE Trans Power Electron 31:1555–1566, 2016)), reliability issues due to the presence of near interface oxide defects and degradation due to poor quality of interface and gate dielectric is its major drawback. In this article we have extensively studied various reliability and stability issues that affect the performance of Silicon Carbide Power MOSFETs. The short-circuit behaviour and robustness of various SiC Power MOSFETs were also discussed.

Keywords SiC Power MOSFET · Short Circuit Robustness · Stability · Threshold Voltage · Gate-Oxide Reliability

1 Introduction

In various industrial applications like EVs (Electric Vehicles), renewable energy harnessing, aircrafts and in solid state switches there is a huge demand for high capacity and high frequency power converters. Higher dielectric-breakdown field strength, wider band-gap and excellent thermal-conductivity make SiC MOSFET as a suitable alternative in high capacity power converters when compared to its silicon counterpart [1–3]. The major advantage of SPM (SiC Power MOSFET) is its capability to block high voltage with a low R_{DS(on)} (on state resistance/ on resistance) [4]. In the year 1992, J.W.Palmour et al. [5] designed the first SPM with U-Shape MOSFET (UMOSFET) design. J.N.Shenoy et al. [6] in the year 1996 fabricated the first double implant MOSFET (DMOSFET). The first SiC 10 kV Power MOSFET

was designed in 2006 at 5A current rating by CREE [7]. Ever since rapid progression has been made in the fabrication of various SiC based MOSFET power modules [8, 9]. SPMs have replaced Si IGBTs in medium voltage applications because of its low R_{DS(on)} specifications and simple gate drive requirements. SiC MOSFET is broadly used in motor drives, switching mode power supplies and in grid-connected inverters due to its fast switching frequency, high junction temperature and low power loss [10–13]. Lower losses in SiC MOSFET also makes them ideal candidate in medium voltage applications. When fabricating SPMs, favorable material properties of SiC results in few design challenges. Surface electric-field is increased twice the value compared to Si, due to the wide band gap of SiC, thereby decreasing inversion layer channel mobility. Similarly energy stored in the output capacitance is increased 10 times in SiC devices due to its large critical electric-field, compared to Si device thereby limiting its operation frequency with hard switching [14]. Figure 1 shows the structure of SPM with body diode. SPM is considered as a superior candidate in power electronics field. However factors degrading its performance need to be nullified for wide scale commercialization.

✉ S. Sreejith
sreejith5488@gmail.com

¹ Department of Electronics and Communication Engineering, SNS College of Technology, Coimbatore, India

² Department of Electronics and Communication Engineering, SR University, Warangal, Telangana, India

Fig. 1 Structure of SPM [15]





Table 1 Comparison of Material properties [16]

Material Property	Unit	Si	GaAs	GaN	SiC
Bandgap (E_g)	eV	1.12	1.42	3.42	3.3
Dielectric constant (ϵ)	-	11.8	12.9	9	9.7
Electron mobility (μ_e)	cm^2/Vs	1400	8500	2000	1000
Hole mobility (μ_h)	cm^2/Vs	600	400	850	100
Thermal Conductivity (k_T)	W/cmK	1.3	0.55	1.3–2	4.2
Critical electric field (E_c)	MV/cm	0.3	0.4	3.3	2.5
Baliga's FOM ($\epsilon\mu Ec^2$)	-	1	-	1450	340

2 Overview of SiC Power MOSFETs

The large band-gap of SiC (~ 3.3 eV) has made it a potential semiconductor material in emerging power devices. The comparison of key material properties of SiC with Si, GaAs and GaN is given in Table 1.

When compared to 6H-SiC semiconductor materials, 4H-SiC has approximately two fold higher bulk mobility. Hence in high power switching devices 4H-SiC MOSFET is an ideal choice with high switching speed and low switching loss [17–19]. In the year 1999, S.F.Shams et al. [20] has investigated the performance of 4H-SiC MOSFET and 6H-SiC MOSFET at high temperature. Due to higher band-gap, 4H-SiC Power MOSFET gave a higher threshold voltage when compared to 6H-SiC power MOSFET (Fig. 2). In 4H-SiC MOSFET, channel-mobility is affected by the presence of high density traps at SiC/SiO₂ interface. In 2001,

Fig. 2 Gate voltage vs. drain current plot of 4H-SPM and 6H-SPM at 500 K with N_A (p-region doping density) value as $1 \times 10^{16} \text{ cm}^{-3}$ [20]

S.Harada et al. [21] reported improved channel-mobility of $140 \text{ cm}^2/\text{Vs}$ in 4H-SiC MOSFET with a BC (buried channel) structure. This increase in channel-mobility is due to the flow of large number of electrons in deep position where the channel region expands to the inside of SiC substrate away from SiC/SiO₂ interface. In 2002, J.Senzaki et al. [22] investigated the impact of H₂ POA (hydrogen post oxidation annealing) on 4H-SiC MOSFET's inversion channel-mobility. Improved inversion channel-mobility of $110 \text{ cm}^2/\text{Vs}$ was reported in 4H-SiC MOSFET as a result of H₂ POA.

In 2004, Md Hasanuzzaman et al. [23] experimentally demonstrated the temperature dependency of lateral MOSFET fabricated in both 6H-SiC and 4H-SiC. It was reported that when compared to 4H-SiC lateral MOSFET, 6H SiC lateral MOSFET exhibited better device performance. In the study of MOSFET temperature dependence, V_{TH} (threshold voltage) is an important parameter. Calculation of V_{TH} accuracy with variation in temperature is significant because large change in output current occurs due to small changes in V_{TH} . V_{TH} can be computed as [24]

$$V_{TH} = V_{fbo} - \frac{\Delta Q_{it}}{C_{ox}} \pm 2\Phi_f \pm \sqrt{2V_0(2|\Phi_f|)} \quad (1)$$

where V_{fbo} represents flat band voltage, ΔQ_{it} represents interface state density, C_{ox} represents oxide capacitance and Φ_f represents surface potential. Φ_f can be computed as [24]

$$\Phi_f = \frac{kT}{q} \ln\left(\frac{n}{n_i}\right) \quad (2)$$

where T represents temperature, k represents Boltzmann constant, q represents electron charge, n represents density of carriers in the doped semiconductor substrate and n_i represents intrinsic carrier concentration. In 2004, S.H Ryu et al. [25] fabricated a 10 kV 4H-SiC Power DMOSFET. 42% reduction in specific on resistance ($123 \text{ m}\Omega\cdot\text{cm}^2$) was reported using a thinner highly doped drift epilayer. Also 100 ns switching time was reported in 1.3 A, 4.6 kV switching measurements thereby making it ideal for high speed switching applications. In 2005, T.Kimoto et al. [26] fabricated 1330 V (0 0 0 1) 4H SiC RESURF (reduced surface field) MOSFET. $67 \text{ m}\Omega\cdot\text{cm}^2$ low specific on resistance, 1330 V breakdown voltage and enhanced figure of merit of $26 \text{ MW}/\text{cm}^2$ was reported. R_{on} (on resistance) at negligible drain voltage can be computed as [26]

$$R_{ON} = \frac{Ld_{ox}}{\{\mu_{ch} W \epsilon_{ox} (V_G - V_T)\}} + R_{drift} + R_c \quad (3)$$

where L represents channel length, d_{ox} represents oxide thickness, W represent channel width, μ_{ch} represents channel mobility, ϵ_{ox} represents dielectric constant of gate-oxide, V_T represents threshold voltage, V_G represents gate voltage, R_c represents resistance of n^+ contact regions including contact resistance and R_{drift} represents resistance of drift region. 4H-SPMs with AMS (adjusted multi section) guard-ring edge termination structure is ideal as a high voltage operation device with enhanced robustness. In 2017, X.Deng et al. [27] fabricated 4H-SiC AMS Power MOSFET with lightly-doped p-well guard-rings. More than 500 V to 1000 V enhancement in reverse blocking capability was reported in 4H-SiC AMS Power MOSFET with 2.5 kV blocking capacity compared to traditional SPM having same edge

termination. Figure 3 shows the temperature dependence transfer curves of 4H-SiC AMS Power MOSFET.

From Fig. 3 it is evident that against high temperature 4H-SiC AMS MOSFET has better robustness. Significant improvement in electrical characteristics of planar high voltage 4H-SPM was reported with boron gate oxide treatment [28]. Remarkable enhancement in inversion channel mobility and decrease in specific R_{DSON} was observed in planar 4H-SPM as a result of boron gate-oxide treatment. Enhanced device characteristics were reported in 4H-SPM by using AlN (Aluminium nitride) as interfacial layer instead of SiO_2 between SiC and HfO_2 (hafnium oxide) (Fig. 4). When compared to SiO_2 , AlN exhibited lesser dependence on interface trap density [29].

In 2018, T.Yang et al. [30] fabricated trench 4H-SiC MOSFET with DSS-MOS (double stacked shielded) region underneath the trench bottom. It was reported that this DSS-MOS structure helps in improving the gate-oxide reliability and in reducing the switching loss when used in high frequency applications. Enhanced figure of merit was also reported in DSS-MOS 4H-SiC MOSFET. In power electronics applications, SiC MOSFET’s intrinsic superiorities make them an ideal alternative to traditional Si IGBTs [31–35]. In 2018, A.Marzoughi et al. [36] investigated and compared the performance of medium voltage SPM with Si IGBT. Specific R_{DSON} of $25 \text{ m}\Omega\cdot\text{cm}^2$ and R_{DSON} of $70 \text{ m}\Omega$ was reported in 3.3 kV, 30 A SiC MOSFET. At 30 A load current, switching on loss of 3 mJ and switching off loss of 0.55 mJ was reported in SPM which is 8 times smaller when compared to Si IGBT at same current and voltage rating (Fig. 5). In the same year, L.Zhang et al. [37] compared the performance of high power 1700 V, 325 A SPM under different bus voltage,




Fig. 3 Gate voltage vs. drain current plot of 4H-SiC AMS Power MOSFET from 25°C to 200°C measured at $V_{gs} = V_{ds}$ [27]




Fig. 4 Gate voltage vs. drain current plot of 4H-SPM at 300 K for various di-electric stacks [29]




Fig. 5 Switching losses comparison plot of SiC MOSFET and Si IGBT at same current and voltage rating [36]

load current and gate resistors to Si IGBT with same power ratings. When compared to Si IGBT, linear increase in over shoot current with increase in load current was reported in SPM. In 2019, R.Chaujar [38] investigated the performance of 4H-SiC RC (recessed channel) trench gate mosfet structure with black phosphorous as gate material. Enhancement in electrical parameters like electron mobility, electron velocity and electric field was reported in of 4H-SiC RC MOSFET structure. 2.3 mA higher drain current and 10^{16}

enhanced switching ratio were also reported in 4H-SiC RC MOSFET. Also from RF- figure of merit simulation results, five times increase in f_{MAX} (maximum oscillator frequency) and two times enhancement in f_T (cut off frequency) were reported in 4H-SiC RC design making it ideal for high power, high frequency and high switching applications.

The cut-off frequency can be computed as [38]

$$f_T = \frac{g_m}{2\pi(C_{gs} + C_{gd})} \quad (4)$$

where g_m represents trans-conductance, C_{gs} represents gate to source capacitance and C_{gd} represents gate to drain capacitance.

Maximum oscillator frequency can be computed as [38]

$$f_{MAX} = \frac{f_T}{\sqrt{4R_g(g_{ds} + 2\pi f_T C_{gd})}} \quad (5)$$

where R_g represents gate resistance and g_{ds} represents drain-source conductance.

Even though 4H-SPMs were active commercially, higher value of on resistance than theoretically anticipated values remains as a major drawback. Poor value of channel mobility because of carbon clusters, dangling-bonds at the interface and in the oxide layer as well as residual carbon results in this performance deterioration [38–41]. In the year 2020, C.Fei et al. [39] experimentally demonstrated that post oxidation annealing and pre oxidation nitrogen implantation on 4H-SPM results in significant enhancement in channel mobility and reduction in $R_{DS(ON)}$. The field effect channel mobility (μ_{FE}) can be computed as [39]

$$\mu_{FE} = \frac{Lg_m}{WC_{ox}V_{ds}} \quad (6)$$

where W represents gate width, L represents gate length, g_m represents intrinsic trans-conductance, C_{ox} represents accumulation capacitance and V_{ds} represents drain- source voltage.

In the same year, H.Bencherif et al. [40] investigated the impact of carbon vacancy trapping in the performance of 150 V low voltage 4H-SiC low power MOSFET. Decrease in channel mobility, increase in V_{TH} and increase in $R_{DS(ON)}$ was reported as a result of intrinsic defect states $EH_{6/7}$ and $Z_{1/2}$ centers on 4H-SiC low power MOSFET. Figure 6 shows the variation of channel mobility as a function of $Z_{1/2}$ trap density. From Fig. 6 it is evident that channel mobility decrease with increase in $Z_{1/2}$ trap density and temperature. Channel mobility of SPMs can be enhanced by using both nitridation methods and gate oxide doping methods (Fig. 7). From Fig. 7 significant enhancement in μ_{FE} is evident in different SiC MOSFETs with various nitridation and gate oxide doping methods. μ_{FE} values of different SPMS are given in Table 2.




Fig. 6 Channel mobility vs. $Z_{1/2}$ trap density plot of 4H-SiC low power MOSFET for various temperature [40]




Fig. 7 Plot of μ_{FE} vs. gate voltage for different SiC MOSFETs with various nitridation and gate oxide doping methods

3 Reliability Issues in SiC Power MOSFETs

Even though SiC technology have better thermal and electrical properties specifically like higher thermal conductivity, higher break-down voltage, lower intrinsic carrier concentration and higher critical electric field their reliability and stability need to be improved further [58–61]. One of the major reliability issues in SPM is its V_{TH} instability [62–71]. In the year 2013, T.Kikuchi et al. [72] has investigated SiC MOSFET's V_{TH} instability using a novel TCAD (Technology Computer Aided Design) two dimensional degradation model. It was reported that deep and shallow level trap in the interface states as well as in

Table 2 An overview of μ_{FE} values of different SPMs

Ref.	μ_{FE} (cm^2/Vs)
[21]	140
[39]	25.3
[42]	133
[43]	120
[44]	160
[45]	89
[46]	19
[47]	125
[48]	108
[49]	107
[50]	55
[51]	17.8
[52]	80–110
[53]	80–85
[54]	16
[55]	102
[56]	45
[57]	150

the oxide can result in V_{TH} instability. In the same year, L.Yang et al. [73] investigated V_{TH} instability and leakage current degradation of SPM by performing HTGB (high temperature gate bias) and HTRB (high temperature reverse bias) tests. It was observed that positive gate-bias stress results in positive V_{TH} shift and negative bias stress results in negative V_{TH} shift. This indicates that V_{TH} shift is dependent strongly on bias stress condition including both bias magnitude and polarity under high temperature gate-bias. In 2014, A.Fayyaz et al. [74] investigated the performance and avalanche ruggedness of state of the art 1200 V SPM under Unclamped Inductive Switching (UIS) test condition. It was reported that as the number of UIS pulses increase, SPM exhibit positive V_{TH} shift. This V_{TH} shift is because of interfacial charge trapped near and at SiC-SiO₂ interface which causes significant degradation in device performance.

In the year 2015, O.Kusumoto et al. [75] has reported DioMOS (Diode integrated SiC power MOSFET) structure which exhibited enhanced device performance and better reliability with 1200 V blocking voltage. In DioMOS structure, highly doped n-type epitaxial channel layer which acts as reverse diode is formed under the gate oxide thereby eliminating external SBD (schottky barrier diode). Figure 8 shows the structure of DioMOS. SBD external diode elimination helps in reducing area consumption of SiC which helps in reducing the cost and enabling smaller packing size. HTGB test indicates very stable V_{TH} using negative and positive gate voltage stress after 2000 h at 150°C. Also DioMOS is free from performance deterioration due to reverse-current since reverse-current does not flow onto the body-diode.




Fig. 8 Structure of DioMOS [75]

Hence in order to prevent reliability issues, DioMOS can be an ideal alternative when compared to conventional SPMs [76]. In the year 2016, K.Matocha et al. [77] fabricated advanced SPM on 150 mm SiC wafer with specific $R_{\text{DS(on)}}$ of $3.1 \text{ m}\Omega\cdot\text{cm}^2$ at room temperature. At 175°C an increased specific $R_{\text{DS(on)}}$ of $6.7 \text{ m}\Omega\cdot\text{cm}^2$ was reported. It was observed that at 175°C after 750 h of gate stress and at gate bias of $V_{\text{GS}} = +20 \text{ V}$, V_{TH} shift less than 250 mV was reported. Similarly at 175°C and at gate bias of $V_{\text{GS}} = -10 \text{ V}$, V_{TH} shift less than 100 mV was reported. In the year 2017, Y.Ren et al. [78] experimentally demonstrated a low inductive novel packing structure for SiC wire bond based multi-chip phase leg MOSFET module. This packing structure which is based on adjacent decoupling concept largely reduces the voltage overshoot, thereby enhancing the performance of SiC MOSFET modules. In the same year A.P.Camacho et al. [79] proposed a novel AGD (Active Gate Driver) open loop control system for SiC MOSFETs. It was reported that this AGD helps in reducing the overshoot voltage of SiC MOSFET. In the year 2019, X.Liao et al. [80] proposed a peak voltage suppression technique with MOV (Metal Oxide Varistor) as snubber circuit for SPM based DC solid state circuit breaker without compromising its fast switching capability. It was reported that this proposed method can interrupt fault current faster when compared with other traditional methods. In the same year, H.Bencherif et al. [81] has investigated the impact of carrier trapping effect and temperature on 4H-SiC MOSFET's electrical characteristics for low breakdown voltage.

The influence of 4H-SiC/SiO₂ interface-traps on V_{TH} , channel-mobility and $R_{\text{DS(on)}}$ was analysed for both defective and defect free devices. It was demonstrated experimentally that oxide fixed traps have significant impact on V_{TH} value (Fig. 9). From Fig. 9 it is evident that in the presence of explicit oxide fixed trap density, V_{TH} value decreases




Fig. 9 Oxide fixed trap density vs. V_{TH} plot of 4H-SiC MOSFET at temperature 300 K [81]

significantly. Device failure under high electric stress due to gate oxide reliability issue is another main reason that affects the performance of SPMs [82–89]. Gate oxide reliability in OFF state can be enhanced using SiC CD (Central Dielectric) MOSFET structure (Fig. 10) [90]. When compared to conventional SiC MOSFETs, peak electric field in gate oxide decreases approximate to 30% at 2.9 kV break-down in SiC CD MOSFET (1.1 MV/cm) thereby improving the gate oxide reliability.

In the year 2020, H.Bencherif et al. [91] investigated 4H-SiC MOSFET's gate dielectric reliability under carrier trapping conditions and high temperature. The performance of 4H-SiC MOSFET was studied by using various gate




Fig. 10 Structure of SiC CD MOSFET with center dielectric layer (SiO₂) in the SiO₂/SiC surface [90]




Fig. 11 Tail traps vs. V_{TH} plot of 4H-SiC MOSFET for various gate-dielectrics like SiO_2 , AlN , Si_3N_4 , Al_2O_3 , HfO_2 , Y_2O_3 [91]

dielectrics like SiO_2 , AlN , Si_3N_4 , Al_2O_3 , HfO_2 and Y_2O_3 . It was reported that HfO_2 gate dielectric exhibited better V_{TH} stability and good immunity against interfacial traps (Fig. 11). However by using HfO_2 increase in gate leakage current was observed which can be overcome by using a 2 nm thick thin interfacial layer in 4H SiC/ HfO_2 MOS structure. In the same year, A. Agarwal et al. [92] has fabricated three novel ASPMs (Advanced SPM) with 650 V blocking-voltage without changing the gate-drive voltage of 10 V. When compared to planar gate SPMs, this ASPM exhibited enhanced characteristics and significantly longer short-circuit withstand time. Figure 12 shows the structure of ASPM with 27 nm gate oxide thickness and inversion layer split gate structure with channel length (L_{CH}) = 0.5 μm .

By reducing the L_{CH} from 0.5 μm to 0.3 μm , decrease in $R_{CH,SP}$ (Specific Channel Resistance) value was reported in ASPM. Further this reduced L_{CH} helps in increasing the G_m (trans-conductance) thereby reducing switching losses. $R_{CH,SP}$ can be computed as [92]

$$R_{CH,SP} = \frac{L_{CH}W_{Cell}}{2\mu_{ni}C_{ox}(V_{gs} - V_{TH})} \tag{7}$$

where C_{ox} represents capacitance per cm^2 for the gate oxide, μ_{ni} represents inversion channel-mobility at the on state gate bias, W_{cell} represents cell width and V_{gs} represents on state gate drive voltage.

G_m value can be computed as [92]

$$G_m = \frac{Z\mu_{ni}C_{ox}}{L_{CH}}(V_{gs} - V_{TH}) \tag{8}$$




Fig. 12 Structure of ASPM with 27 nm gate-oxide thickness and inversion layer split gate structure with channel length (L_{CH}) = 0.5 μm [92]

where Z represents channel width. It was hence recommended that by reducing the channel length, gate oxide thickness and also by using split gate architecture superior performance in SPM can be achieved thereby replacing Si super junction devices. In the year 2021, H.Fu et al. [93] has reported a 1200 V class trench 4H-SiC MOSFET having P^+ shielding region surrounded partially by the buried n-region (Fig. 13) with superior FoM (Figure of Merit). Significant enhancement in forward and transfer characteristics can be achieved by the buried n-region as it restrain the depletion layer’s lateral extension formed by P^+ shielding region at QS (quasi-saturation) state. 19.3% reduction in specific R_{DSON} ($1.63 \text{ m}\Omega.\text{cm}^2$) and 30% enhancement in g_{fs} (trans-conductance) were reported. 20.5% enhancement in FoM₁ value ($1.45 \text{ kV}^2/\text{m}\Omega.\text{cm}^2$) was also reported.

The trade-off relationship between BV (breakdown voltage) and $R_{on,sp}$ (specific on resistance) can be judged using FoM₁ value which can be computed as [86]

$$\text{FoM}_1 = \frac{BV^2}{R_{on,sp}} \tag{9}$$

Similarly FoM₂ which is used to judge the dynamic characteristics can be computed as [93]




Fig. 13 Structure of 4H-SiC trench MOSFET having P⁺ shielding region surrounded partially by the buried n region [93]

Table 3 An overview of Specific $R_{\text{DS(on)}}$ values of different SPMs

Ref.	$R_{\text{DS(on)}}$ (m Ω . cm ²)
[17]	18
[75]	4.7
[27]	32
[30]	1.95
[25]	123
[26]	67
[93]	1.63
[36]	25
[92]	5.18
[77]	3.1
[94]	4.31
[95]	6.4
[96]	15.7
[97]	2.17
[98]	1.64
[99]	2.31
[100]	5.1
[101]	6.9

$$\text{FoM}_2 = Q_{\text{gd,sp}} \cdot R_{\text{on,sp}} \quad (10)$$

where $Q_{\text{gd,sp}}$ represents specific gate to drain charge.

Specific $R_{\text{DS(on)}}$ values of different SPMs are given in Table 3.

4 Short-Circuit Robustness of SiC Power MOSFETs

SiC power devices exhibited reduced switching and conduction losses because it is capable of withstanding higher voltage stress with much lower $R_{\text{DS(on)}}$. Short-circuit test is used mostly in order to analyse the ruggedness of these power devices. In 2008, Y.Nakao et al. [102] investigated the short-circuit ruggedness of 4H-SiC MOSFET at 25^oC and 125^oC with 800 V dc bus voltage and +20 V/ -10 V on/off state gate voltage. It was reported that at the destructive breakdown, temperature as high as 1400.^oC was observed which can be computed using Wunsch-Bell formula as [102]

$$\frac{P}{A} = \sqrt{\pi \cdot k \cdot \rho \cdot C_p} (T_m - T_c) \cdot t^{-1/2} \quad (11)$$

where A represents junction area, ρ represents density, P represents input power, C_p represents specific heat, T_m represents failure temperature, T_c represents initial temperature, k represents thermal conductivity and t represents time. t_{fail} (MOSFET destructive breakdown time length) of investigated 4H-SiC MOSFET was observed to be longer than 10 μ s which indicates its short-circuit safe operation potential for power electronics applications. In 2013, D.Othman et al. [103] et al. investigated the performance and ruggedness of 1.2 kV SiC MOSFET used in aircraft converters. Two SiC MOSFETs with different electrical characteristics namely SiC MOSFET-1 ($R_{\text{DS(on)}} = 80$ m Ω , Breakdown-voltage = 1200 V and Nominal current = 33 A) and SiC MOSFET-2 ($R_{\text{DS(on)}} = 90$ m Ω , Breakdown-voltage = 1200 V and Nominal current = 26 A) were subjected to short-circuit test. It was reported that when compared to SiC MOSFET-1, SiC MOSFET-2 sustained short-circuit operation until a t_{sc} (short circuit time) gate drive duration of 13 μ s without failure. In the same year, M.Riccio et al. [104] has investigated the electro-thermal instability of high voltage 1.2 kV SPM. It was reported that SPM was affected by hot spot formation (Fig. 14) which results in device damage and thermal runaway after a stressful short-circuit.

In 2015, C.Cheng et al. [105] compared the short-circuit robustness of SiC MOSFET and SiC BJT (Bipolar Junction transistor). Simultaneous short-circuit between drain and source and drain and gate as well as short-circuit between source and gate due to insulation degradation between source and gate were reported as the two major SiC MOSFET failure modes. In the same year, Z.Wang et al. [106] investigated the short-circuit capability of three commercial type 1200 V SiC MOSFET for DC bus voltage from 400 to 750 V and case temperature of 25^oC to 200^oC. It was reported that with 750 V DC bus voltage and 200^oC case temperature, commercial SiC MOSFET were able to withstand short-circuit current only for several microseconds.

Fig. 14 IR Thermography of hotspot formation and subsequent device failure of a 1.2 kV SPM [104] (Reprinted from [104] with permission from Elsevier)





Fig. 15 SCSOA for 1.2 kV/180A SiC MOSFET power module at $T = 25.0^\circ\text{C}$ based on $V_{G,SOA}$ and $I_{D,SOA}$ criterion [107]

Gate-oxide damage due to high temperature or thermal runaway induced due to thermal generation current was reported as a possible cause for short-circuit failure in SiC MOSFET. In 2016, P.D.Reigosa et al. [107] proposed a SCSOA (Short-Circuit Safe Operation Area) criterion for SiC MOSFET modules based on variation in gate source voltage and short-circuit current.

Two short-circuit safety criterion namely (a).gate voltage based criterion ($V_{G,SOA}$) and (b).short circuit current based criterion ($I_{D,SOA}$) has been formulated. When compared to $I_{D,SOA}$, $V_{G,SOA}$ was observed to be more restrictive (Fig. 15). In 2016, E.P.Eni et al. [108] investigated the short-circuit degradation of 10 A 10 kV 4H SiC MOSFET at a DC link voltage of 6 kV. Degradation of the device was reported as the short-circuit pulse length was increased and increase in R_{DSON} was observed as a result of continuous stressing. In 2018, M.D.Kelley et al. [109] investigated the single pulse

avalanche energy tolerance of 10A 10 kV SiC MOSFET and the performance was compared with two 1.2 kV SiC MOSFETs. Energy density of 8.8 Jcm^{-2} was reported in 10 kV SiC MOSFET which is higher when compared to 7.4 Jcm^{-2} average value reported from two 1.2 kV SiC MOSFETs. In the same year, H.Du et al. [110] investigated the short-circuit performance and its effect on the static characteristics of 500 A 1.2 kV SPM with II generation planar technology. Two approaches namely (i) to apply the same short-circuit pulse once a static characteristic variation is observed and (ii) to increase the short-circuit pulse gradually even if there is a variation in static characteristics were adopted to analyse the degradation indicators that includes increase of gate-leakage current, increase of drain-leakage current, increase in on resistance and positive shift in V_{TH} . It was reported that both approaches confirm the degradation of gate structure with a few short-circuit test. Short-circuit current in SiC MOSFET can be effectively suppressed by introducing additional R_s (source resistance) in the source region (Fig. 16) [111]. It was reported that SiC MOSFET with additional R_s region exhibited low resistance in practical temperature range and high resistance in short-circuit. Also small C_{iss} (input capacitance) of SiC MOSFET with R_s region makes its appropriate for high speed devices.

In the year 2019, V.Soler et al. [112] fabricated 25 mm² large area high voltage SPM for 3.3 kV applications with boron doping process for gate-oxide formation. On investigating the electrical behaviour of the device, it was reported that the proposed device exhibited good short-circuit behaviour and enhanced robustness. t_{sc} of SiC Power MOSFET can be enhanced by employing BaSIC (Baliga Short Circuit Improvement Concept) EMM (Enhanced Mode MOSFET) topology. Enhanced t_{sc} of 11 μ s was reported in 1.2 kV SPM at 800 V drain bias with only 3.6% increase in on resistance using BaSIC EMM topology [113]. Trench gate SiC MOSFET has the advantage of higher cell density and faster switching speed. However




Fig. 16 Structure of SiC MOSFET with R_s region [111]

high electric field can cause damage to the trench-gate oxide since it extends deeply into the drift region. In 2018, R.Green et al. [114] compared the short-circuit behaviour of SiC trench MOSFET (80 m Ω , 1200 V) and SiC Planar DMOSFET. It was observed that SiC Trench MOSFET has smaller critical t_{sc} and less robustness when compared to SiC planar DMOSFET rated for 600 V DC bus operation with 16 V to 20 V V_{GS} value. In 2020, J.Wei [115] investigated the short-circuit behaviour of double trench SPM. It was observed that unlike traditional planar gate MOSFET technology, double trench devices gate-oxide breaks down during the short-circuit operation. In the year 2020, X.Liao et al. [116] reported a fault protection method for SiC MOSFET based on gate voltage. Very high fault response time less than 1 μ S was reported with the proposed fault protection method and will be effective in ensuring safe and reliable operation of SiC MOSFET. In the year 2021, P.D.Reigosa et al. [117] compared the performance of 1.2 kV SPM having retrograde type channel doping profile (Fig. 17) with conventional 1.2 kV SPM. Enhanced short-circuit robustness was reported in SPM having retrograde type channel doping profile.

(SCWT) Short-circuit withstand time of different SiC Power MOSFETs are given in Table 4.




Fig. 17 Structure of SPM with retrograde channel doping profile [117]

5 Applications and Recent Developments of SiC Power MOSFETs

SiC MOSFETs are ideal for harsh switching and high frequency application because of its high switching speed. It is widely used in PV inverters, space electronics, accelerator-facilities and in nuclear power plants. It is also ideal

Table 4 An overview of SCWT values of different SPMs

Ref.	SCWT (μ s)
[103]	13
[105]	10 to 15
[110]	12.4
[113]	11
[115]	19
[106]	80
[112]	15
[107]	7.2
[114]	6–8
[118]	7
[119]	4
[120]	18.7
[121]	7.9
[122]	23.5
[123]	14
[124]	15
[125]	11




Fig. 18 SiC MOSFET based motor-drive inverters [141] (Reprinted from [141] with permission from Elsevier)

for harsh environments like aerospace, automotive and in wind turbine generators [126–139]. In 2017 X.Ding et al. [140] investigated the characteristics of Si IGBT and SiC MOSFET based EV traction system. By taking temperature effect into account both switching and conduction loss of SiC MOSFET was analysed. The conduction loss can be computed as [140]

$$P_{\text{con}} = I_{\text{rms}}^2 \times R_{\text{DS(on)}} \quad (12)$$

where I_{rms} represents average value of current through MOSFET and $R_{\text{DS(on)}}$ represents on state resistance. It was observed that SiC MOSFET based EV traction system exhibited higher overall system efficiency (99.1%) when compared to Si based EV traction system. By using SiC MOSFET based next generation motor drives, EVs can become more efficient since the weight of motor drive can be reduced significantly. However for design optimization the power loss of SiC MOSFET need to be modelled accurately [140–144]. In 2021, X.Ding et al. [141] reported a switching-loss model for SiC MOSFET based on motor-drives in EVs. It was observed that when compared to conventional models, proposed switching loss model was highly accurate. Figure 18 shows the picture of SiC MOSFET based motor-drive inverters used in EVs.

WPT (Wireless Power Transfer) charging technology has been widely employed nowadays in EVs, mobile devices etc. SPMs find growing application in WPT systems. However effective junction temperature fluctuation suppression methods are required to reduce thermal failure as well as to enhance the reliability of WPT systems in EVs. In 2021, R.Wang et al. [142] proposed a novel SiC MOSFET junction temperature fluctuation tracking suppression strategy

in WPT EV system. It was reported that with this proposed method 13.9°C junction temperature fluctuations has been eliminated. In the year 2022, X.Chen et al. [143] investigated the steady state SOA of SiC MOSFET at room temperature (300 K) and cryogenic temperature (77 K). It was reported that the over current protection guidelines and SOA reported will be helpful in cryogenic MOSFET based applications.

6 Conclusion

SPMs have captured remarkable market attention as they meet most of the expected properties for high power and high temperature applications. SPMs find wide application in many fields of power electronics as they outperform their classical Si counterpart. However V_{TH} instability and gate-oxide degradation in SPMs affect its reliability. This long term reliability issues need to be addressed for extensive deployment of SPMs in industrial applications. DiMOS SPMs and SiC-CDMOSFET exhibited enhanced reliability and better device performance. Also the ability of SPMs to withstand stressful short-circuit and harsh conditions need to be improved further for its wide commercialization. Superior performance of SPM will make it emerge as an inevitable component in future power electronics applications.

Authors' contributions Mr.Sreejith.S, Dr.J Ajayan and Dr.Babu Devasenapati.S have role in Conceptualization, Methodology, Writing Original Draft, Validation and Investigation. Dr.B.Sivasankari and Dr.Shubham Tayal have the credits to Software, Formal analysis, Resources, Data Curation, Writing Review and Editing.

Data Availability NOT APPLICABLE.

Declarations

Ethics approval and consent to participate “All procedures performed in studies were in accordance with the ethical standards of the institutional and/or national research committee and with the comparable ethical standards.”

“For this type of study, formal consent is not required.”

Consent for publication Authors give consent for the publication of the Submitted Research article in Silicon.

Competing interests The authors declare that they have no known competing financial interests.

Conflicts of interest The authors declare that there is no conflict of interest reported in this paper.

Research involving Human Participants and/or Animals “Not Applicable”.

Informed consent “Not Applicable”.

References

- Chen X, Chen W, Yang X, Ren Y, Qiao L (2021) Common Mode EMI Mathematical Modeling Based on Inductive Coupling Theory in a Power Module With Parallel-Connected SiC MOSFETs. *IEEE Trans Power Electron* 36:6644–6661
- Dimitrijević S (2006) Silicon carbide as a material for mainstream electronics. *Microelectron Eng* 83:123–125
- Kwon I (2018) Hyuck-In Kwon, Il Hwan Cho, Development of high temperature operation silicon based MOSFET for harsh environment application, Results in Physics 11:475–481
- Pushpakaran BN, Subburaj AS, Bayne SB, Mookken J (2016) Impact of silicon carbide semiconductor technology in Photovoltaic Energy System. *Renew Sustain Energy Rev* 55:971–989
- Palmour JW, Edmond JA, Kong HS, Carter CH (1993) 6H-Silicon Carbide power devices for aerospace applications. Proceedings Intersoc. Energy Conversion Eng. Conf. 1:249–254
- Shenoy JN, Cooper JA, Melloch MR (1997) High-voltage double-implanted power MOSFET's in 6H-SiC. *IEEE Electron Device Lett* 18:93–95
- Ryu, SH, Krishnaswami, S, Hull, B, Richmond, J, Agarwal, A, Hefner, A (2006) 10 kV, 5A 4H-SiC power DMOSFET, Proceedings of the 18th International Symposium on Power Semiconductor Devices & IC's, pp. 1–4
- Mehrad M (2021) Inserting Different Charge Regions in Power MOSFET for Achieving High Performance of the Electrical Parameters. *SILICON* 13:1107–1111
- Liu J, Ohsato H, Wang X, Liao M, Koide Y (2016) Design and fabrication of high performance diamond triple-gate field-effect transistors. *Sci Rep* 6:34757
- Arribas AP, Shang F, Krishnamurthy M, Shenai K (2015) Simple and Accurate Circuit Simulation Model for SiC Power MOSFETs. *IEEE Trans Electron Devices* 62:449–457
- Fabre J, Ladoux P (2016) Parallel Connection of 1200-V/100-A SiC-MOSFET Half-Bridge Modules. *IEEE Trans Ind Appl* 52:1669–1676
- Kraus R, Castellazzi A (2016) A Physics-Based Compact Model of SiC Power MOSFETs. *IEEE Trans Power Electron* 31:5863–5870
- Zeng Z, Li X (2018) Comparative Study on Multiple Degrees of Freedom of Gate Drivers for Transient Behavior Regulation of SiC MOSFET. *IEEE Trans Power Electron* 33:8754–8763
- Matocha K (2008) Challenges in SiC power MOSFET design. *Solid-State Electron* 52:1631–1635
- Ngwashi DK, Phung LV (2021) Recent review on failures in silicon carbide power MOSFETs. *Microelectron Reliab* 123:114169
- Mounika B, Ajayan J, Bhattacharya S, Nirmal D (2022) Recent developments in materials, architectures and processing of AlGaN/GaN HEMTs for future RF and power electronic applications: A critical review. *Micro and Nanostructures* 168:207317
- Shenoy PM, Baliga BJ (1997) The Planar 6H-SiC ACCUFET: A New High-Voltage Power MOSFET Structure. *IEEE Electron Device Lett* 18:589–591
- Planson D, Locatelli ML, Lanois F, Chante JP (1999) Design of a 600 V silicon carbide vertical power MOSFET. *Mater Sci Eng, B* 61–62:497–501
- Raynaud C (2001) Silica Films on Silicon Carbide: A Review of Electrical Properties and Device Applications. *J Non-Cryst Solids* 280:1–31
- Shams SF, Sundaram KB, Chow LC (1999) Simulation of silicon carbide power MOSFETs at high temperature. *Solid-State Electron* 43:367–374
- Harada S, Suzuki S, Senzaki J, Kosugi R, Adachi K, Fukuda K, Arai K (2001) High Channel Mobility in Normally-Off 4H-SiC Buried Channel MOSFETs. *IEEE Electron Device Lett* 22:272–274
- Senzaki J, Kojima K, Harada S, Kosugi R, Suzuki S, Fukuda K (2002) Excellent Effects of Hydrogen Postoxidation Annealing on Inversion Channel Mobility of 4H-SiC MOSFET Fabricated on (11 2 0) Face. *IEEE Electron Device Lett* 23:13–15
- Hasanuzzaman Md, Islam SK, Tolbert LM, Alam MT (2004) Temperature dependency of MOSFET device characteristics in 4H- and 6H-silicon carbide (SiC). *Solid-State Electron* 48:1877–1881
- Hasanuzzaman Md, Islam SK, Tolbert LM (2004) Effects of temperature variation (300–600 K) in MOSFET modeling in 6H-silicon carbide. *Solid-State Electron* 48:125–132
- Sei-Hyung Ryu S, Krishnaswami M, O'Loughlin J, Richmond A, Agarwal J, Palmour A.R. Hefner (2004) 10-kV, 123-mΩ cm² 4H-SiC Power DMOSFETs. *IEEE Electron. Device Lett.* 25:556–558
- Kimoto T, Kawano H, Suda J (2005) 1330 V, 67 mΩ.cm² 4H-SiC(0001), RESURF MOSFET. *IEEE Electron. Device Lett.* 26:649–651
- Deng X, Guo Y, Dai T, Li C, Chen X, Chen W, Zhang Y, Zhang B (2017) A robust and area-efficient guard ring edge termination technique for 4H-SiC power MOSFETs. *Mater Sci Semicond Process* 68:108–113
- Soler V, Cabello M, Berthou M, Montserrat J, Rebollo J, Godignon P, Mihaila A, Rogina MR, Rodríguez A, Sebastián J (2017) High Voltage 4H-SiC Power MOSFETs with Boron doped gate oxide. *IEEE Trans Industr Electron* 64:8962–8970
- Reddy VPK, Kotamraju S (2018) Improved device characteristics obtained in 4H-SiC MOSFET using high-k dielectric stack with ultrathin SiO₂-AlN as interfacial layers. *Mater Sci Semicond Process* 80:24–30
- Yang T, Bai S, Huang R (2018) 4H-SiC trench MOSFET with splitting double-stacked shielded region. *Superlattices Microstruct* 122:419–425
- Kim T, Funaki T (2016) Thermal measurement and analysis of packaged SiC MOSFETs. *Thermochim Acta* 633:31–36
- Marzoughi A, Wang J, Burgos R, Boroyevich D (2017) Characterization and Evaluation of the State-of-the-Art 3.3-kV 400-A SiC MOSFETs. *IEEE Trans. Industrial Electron* 64:8247–8257
- Dbeiss M, Avenas Y, Zara H (2017) Comparison of the electro-thermal constraints on SiC MOSFET and Si IGBT power modules in photovoltaic DC/AC inverters. *Microelectron Reliab* 78:65–71
- Rothmund D, Bortis D, Kolar JW (2018) Highly Compact Isolated Gate Driver With Ultrafast Overcurrent Protection for 10 kV SiC MOSFETs. *CPSS Transactions on Power Electronics and Applications* 3:278–291
- Marzoughi A, Burgos R, Boroyevich D (2019) Investigating Impact of Emerging Medium-Voltage SiC MOSFETs on Medium-Voltage High-Power Industrial Motor Drives. *IEEE Journal of Emerging and Selected Topics in Power Electronics* 7:1371–1387
- Marzoughi A, Burgos R, Boroyevich D (2019) Characterization and Performance Evaluation of the State-of-the-Art 3.3 kV 30 A Full-SiC MOSFETs. *IEEE Trans. Industry Appl.* 55:575–583
- Zhang L, Yuan X, Wu X, Shi C, Zhang J, Zhang Y (2019) Performance Evaluation of High-Power SiC MOSFET Modules in Comparison to Si IGBT Modules. *IEEE Trans Power Electron* 34:1181–1196
- Chaujar R (2019) Analog and RF assessment of sub-20 nm 4H-SiC trench gate MOSFET for high frequency applications. *International Journal of Electronics and Communications (AEU)* 98:51–57
- Fei C, Bai S, Wang Q, Huang R, He Z, Liu H, Liu Q (2020) Influences of pre-oxidation nitrogen implantation and post-oxidation

- annealing on channel mobility of 4H-SiC MOSFETS. *J Cryst Growth* 531:125338
40. Bencherif H, Dehimi L, Nour eddine Athamena, F. Pezzimenti, M.L. Megherbi, F.G.D. Corte (2021) Simulation Study of Carbon Vacancy Trapping Effect on Low Power 4H-SiC MOSFET Performance. *Silicon* 13:3629–3637
 41. Cabello M, Soler V, Rius G, Montserrat J, Rebollo J, Godignon P (2018) Advanced processing for mobility improvement in 4H-SiC MOSFETs: A review. *Mater Sci Semicond Process* 78:22–31
 42. Yoshioka H, Senzaki J, Shimozato A, Tanaka Y, Okumura H (2015) N-channel field-effect mobility inversely proportional to the interface state density at the conduction band edges of SiO₂/4H-SiC interfaces. *AIP Adv* 5:017109
 43. Ahyi AC, Modic A, Jiao C, Zheng Y, Liu G, Feldman LC, Dhar S (2015) Channel mobility improvement in 4H-SiC MOSFETs using a combination of surface counter-doping and NO annealing. *Mater Sci Forum* 821–823:693–696
 44. Cabello M, Soler V, Montserrat J, Rebollo J, Rafi JM, Godignon P (2017) Impact of boron diffusion on oxynitrided gate oxides in 4H-SiC metal-oxide semiconductor field-effect transistors. *Appl Phys Lett* 111:042104
 45. Okamoto D, Yano H, Hirata K, Hatayama T, Fuyuki T (2010) Improved Inversion Channel Mobility in 4H-SiC MOSFETs on Si Face Utilizing Phosphorus-Doped Gate Oxide. *IEEE Electron Device Lett* 31:710–712
 46. Rong H, Sharma YK, Dai T, Li F, Jennings MR, Russell SAO, Martin DM, Mawby PA (2016) High Temperature Nitridation of 4H-SiC MOSFETs. *Mater Sci Forum* 858:623–626
 47. Arith F, Urresti J, Vasilevskiy K, Olsen S, Wright N, O'Neill A (2018) Increased Mobility in Enhancement Mode 4H-SiC MOSFET Using a Thin SiO₂/Al₂O₃ Gate Stack. *IEEE Electron Device Lett* 39:564–567
 48. Swanson LK, Fiorenza P, Giannazzo F, Frazzetto A, Roccaforte F (2012) Correlating macroscopic and nanoscale electrical modifications of SiO₂/4H-SiC interfaces upon post-oxidation-annealing in N₂O and POCl₃. *Appl Phys Lett* 101:193501
 49. Suzuki T, Senzaki J, Hatakeyama T, Fukuda K, Shinohe T, Arai K (2009) Effect of Gate Wet Reoxidation on Reliability and Channel Mobility of Metal-oxide-semiconductor Field-effect Transistors Fabricated on 4H-SiC (000–1). *Mater Sci Forum* 600–603:791–794
 50. Fiorenza P, Bongiorno C, Giannazzo F, Alessandrino MS, Messina A, Saggio M, Roccaforte F (2021) Interfacial electrical and chemical properties of deposited SiO₂ layers in lateral implanted 4H-SiC MOSFETs subjected to different nitridations. *Appl Surf Sci* 557:149752
 51. Moon JH, Kang IH, Kim HW, Seok O, Bahng W (2020) Min-Woo Ha, TEOS-based low-pressure chemical vapor deposition for gate oxides in 4H-SiC MOSFETs using nitric oxide post-deposition annealing. *Curr Appl Phys* 20:1386–1390
 52. Modic A, Liu G, Ahyi AC, Zhou Y, Xu P, Hamilton MC, Williams JR, Feldman LC, Dhar S (2014) High Channel Mobility 4H-SiC MOSFETs by Antimony Counter-Doping. *IEEE Electron Device Lett* 35:894–896
 53. Tachiki K, Kaneko M, Kimoto T (2021) Mobility improvement of 4H-SiC (0001) MOSFETs by a three-step process of H₂ etching, SiO₂ deposition, and interface nitridation. *Appl Phys Express* 14:031001
 54. Romyantsev SL, Shur MS, Levinshstein ME, Ivanov PA, Palmour JW, Agarwal AK, Hull BA (2009) Sei-Hyung Ryu, Channel mobility and on-resistance of vertical double implanted 4H-SiC MOSFETs at elevated temperatures. *Semicond Sci Technol* 24:075011
 55. Okamoto D, Sometani M, Harada S, Kosugi R, Yonezawa Y, Yano H (2014) Improved Channel Mobility in 4H-SiC MOSFETs by Boron Passivation. *IEEE Electron Device Lett* 35:1176–1178
 56. Perez-Tomas A, Jennings MR, Gammon PM, Roberts GJ, Mawby PA, Millan J, Godignon P, Montserrat J, Mestres N (2008) SiC MOSFETs with thermally oxidized Ta₂Si stacked on SiO₂ as high-k gate insulator. *Microelectron Eng* 85:704–709
 57. Sveinbjörnsson EÖ, Gudjónsson G, Allerstam F, Ólafsson HÖ, Nilsson P-Å, Zirath H, Rödle T, Jos R (2006) High channel mobility 4H-SiC MOSFETs. *Mater. Sci. Forum* 527–529:961–966
 58. Castellazzi A, Funaki T, Kimoto T, Hikihara T (2012) Thermal instability effects in SiC Power MOSFETs. *Microelectron Reliab* 52:2414–2419
 59. Toussi ALM, Bahman AS, Iannuzzo F, Blaabjerg F (2020) Parameters sensitivity analysis of silicon carbide buck converters to extract features for condition monitoring. *Microelectron Reliab* 114:113910
 60. Agarwal A, Fatima H, Haney S (2007) Sei-Hyung Ryu. A New Degradation Mechanism in High-Voltage SiC Power MOSFETs, *IEEE Electron Device Letters* 28:587–589
 61. You N, Liu X, Bai Y, Zhang Q, Liu P, Wang S (2021) Demonstration of non-negligible oxygen exchange in the thermal oxidation of silicon carbide. *Vacuum* 191:110403
 62. Zhou W, Zhong X, Sheng K (2014) High Temperature Stability and the Performance Degradation of SiC MOSFETs. *IEEE Trans Power Electron* 29:2329–2337
 63. Castellazzi A, Fayyaz A, Romano G, Yang L, Riccio M, Irace A (2016) SiC power MOSFETs performance, robustness and technology maturity. *Microelectron Reliab* 58:164–176
 64. Santini T, Morand S, Fouladirad M, Miller F, Grall A, Allard B (2017) Non-homogenous gamma process: Application to SiC MOSFET threshold voltage instability. *Microelectron Reliab* 75:14–19
 65. Aichinger T, Rescher G, Pobegen G (2018) Threshold voltage peculiarities and bias temperature instabilities of SiC MOSFETs. *Microelectron Reliab* 80:68–78
 66. Molin Q, Kanoun M, Raynaud C, Morel H (2018) Measurement and analysis of SiC-MOSFET threshold voltage shift. *Microelectron Reliab* 88–90:656–660
 67. Okayama T, Arthur SD, Garrett JL, Rao MV (2008) Bias-stress induced threshold voltage and drain current instability in 4H-SiC DMOSFETs. *Solid-State Electron* 52:164–170
 68. Yu LC, Dunne GT, Matocha KS, Cheung KP, Suehle JS, Sheng K (2010) Reliability Issues of SiC MOSFETs: A Technology for High-Temperature Environments. *IEEE Trans Device Mater Reliab* 10:418–426
 69. Lelis AJ, Habersat D, Green R, Ogunniyi A, Gurfinkel M, Suehle J, Goldsman N (2008) Time Dependence of Bias-Stress-Induced SiC MOSFET Threshold-Voltage Instability Measurements. *IEEE Trans Electron Devices* 55:1835–1840
 70. Lelis AJ, Green R, Habersat DB, El M (2015) Basic Mechanisms of Threshold-Voltage Instability and Implications for Reliability Testing of SiC MOSFETs. *IEEE Trans Electron Devices* 62:316–323
 71. Lelis AJ, Habersat D, Green R, Goldsman N (2009) Temperature-Dependence of SiC MOSFET Threshold-Voltage Instability. *Mater Sci Forum* 600–603:807–810
 72. Kikuchi T, Ciappa M (2013) A new two-dimensional TCAD model for threshold instability in silicon carbide MOSFETs. *Microelectron Reliab* 53:1730–1734
 73. Yang L, Castellazzi A (2013) High temperature gate-bias and reverse-bias tests on SiC MOSFETs. *Microelectron Reliab* 53:1771–1773

74. Fayyaz A, Yang L, Riccio M, Castellazzi A, Irace A (2014) Single pulse avalanche robustness and repetitive stress ageing of SiC power MOSFETs. *Microelectron Reliab* 54:2185–2190
75. Kusumoto O, Ohoka A, Horikawa N, Tanaka K, Niwayama M, Uchida M, Kanzawa Y, Sawada K, Ueda T (2016) Reliability of Diode-Integrated SiC Power MOSFET (DioMOS). *Microelectron Reliab* 58:158–163
76. Fayyaz A, Romano G, Castellazzi A (2016) Body diode reliability investigation of SiC power MOSFETs. *Microelectron Reliab* 64:530–534
77. Matocha K, Banerjee S, Chatty K (2016) Advanced SiC Power MOSFETs Manufactured on 150mm SiC Wafers. *Mater Sci Forum* 858:803–806
78. Ren Y, Yang X, Zhang F, Wang L, Wang K, Chen W, Zeng X, Pei Y (2017) Voltage Suppression in Wire-Bond-Based Multichip Phase-Leg SiC MOSFET Module Using Adjacent Decoupling Concept. *IEEE Trans Industr Electron* 64:8235–8246
79. Camacho AP, Sala V, Ghorbani H, Romeral L (2017) A Novel Active Gate Driver for Improving SiC MOSFET Switching Trajectory. *IEEE Trans Industr Electron* 64:9032–9042
80. Liao X, Li H, Yao R, Huang Z, Wang K (2019) Voltage Overshoot Suppression for SiC MOSFET-based DC Solid-state Circuit Breaker. *IEEE Transactions on Components, Packaging and Manufacturing Technology* 9:649–660
81. Bencherif H, Dehimi L, Pezzimenti F, Corte FGD (2019) Temperature and SiO₂/4H-SiC interface trap effects on the electrical characteristics of low breakdown voltage MOSFETs. *Appl Phys A* 125:294
82. Ibrahim A, Ousten JP, Lallemand R, Khatir Z (2016) Power cycling issues and challenges of SiC-MOSFET power modules in high temperature conditions. *Microelectron Reliab* 58:204–210
83. Uchida K, Hiyoshi T, Nishiguchi T, Yamamoto H, Furumai M, Tsuno T, Mikamura Y (2016) Lifetime estimation of SiC MOSFETs under high temperature reverse bias test. *Microelectron Reliab* 64:425–428
84. Gonzalez JO, Alatisse O (2017) Impact of the gate driver voltage on temperature sensitive electrical parameters for condition monitoring of SiC power MOSFETs. *Microelectron Reliab* 76–77:470–474
85. Kakarla B, Nida S, Mueting J, Ziemann T, Kovacevic-Badstuebner I, Grossner U (2017) Trade-off analysis of the p-base doping on ruggedness of SiC MOSFETs. *Microelectron Reliab* 76–77:267–271
86. An J, Namai M, Yano H, Iwamuro N (2017) Investigation of Robustness Capability of –730 V P-Channel Vertical SiC Power MOSFET for Complementary Inverter Applications. *IEEE Trans Electron Devices* 64:4219–4225
87. Shin-Ichiro Hayashi K, Wada (2020) Accelerated aging test for gate-oxide degradation in SiC MOSFETs for condition monitoring. *Microelectron Reliab* 114:113777
88. Busatto G, Pasquale AD, Marciano D, Palazzo S, Sanseverino A, Velardi F (2020) Physical mechanisms for gate damage induced by heavy ions in SiC power MOSFET. *Microelectron Reliab* 114:113903
89. Ouaida R, Berthou M, León J, Perpiñà X, Oge S, Brosselard P, Joubert C (2014) Gate Oxide Degradation of SiC MOSFET in Switching Conditions. *IEEE Electron Device Lett* 35:1284–1286
90. Wen Y, Zhu H, Yang W, Deng X, Li X, Chen W, Zhang B (2019) Design and simulation on improving the reliability of gate oxide in SiC CDMOSFET. *Diam Relat Mater* 91:213–218
91. Bencherif H, Pezzimenti F, Dehimi L, Corte FGD (2020) Analysis of 4H-SiC MOSFET with distinct high-k/4H-SiC interfaces under high temperature and carrier-trapping conditions. *Appl Phys A* 126:854
92. Agarwal A, A, Kanale, B.J. Baliga (2021) Advanced 650 V SiC Power MOSFETs with 10 V Gate Drive compatible with Si Superjunction Devices. *IEEE Trans Power Electron* 36:3335–3345
93. Fu H, Wei Z, Liu S, Wei J, Xu H, Ni L, Yang Z, Sun W (2021) 1200V 4H-SiC trench MOSFET with superior figure of merit and suppressed quasi-saturation effect. *Microelectron Reliab* 123:114249
94. Jang SY, Kim J, Lee H, Kim KS (2020) Improved On-state Resistance with Reliable Reverse Characteristics in 12kV 4H 4H-SiC MOSFET by Selective Nitrogen Implantation Assisted Current Spreading Layer. *Jpn J Appl Phys* 59:046501
95. Ni WJ, Wang XL, Feng C, Xiao HL, Jiang LJ, W.Li, Q. Wang, M.S. Li, H. Schlichting, T. Erlbacher (2020) Design and Fabrication of 4H-SiC Mosfets with Optimized JFET and p-Body Design. *Mater Sci Forum* 1014:93–101
96. Tan J, Cooper JA, Melloch MR (1998) High-Voltage Accumulation-Layer UMOSFET's in 4H-SiC. *IEEE Electron Device Lett* 19:487–489
97. Jiang H, Wei J, Dai X, Ke M, Deviny I, Mawby P (2016) SiC Trench MOSFET with Shielded Fin-Shaped Gate to Reduce Oxide Field and Switching Loss. *IEEE Electron Device Lett* 37:1324–1327
98. Wang Y, Tian K, Hao Y (2015) Cheng-Hao Yu, Yan-Juan Liu, An Optimized Structure of 4H-SiC U-Shaped Trench Gate MOSFET. *IEEE Trans Electron Devices* 62:2774–2778
99. Tian K, Hallén A, Qi J, Ma S, Fei X, Zhang A, Liu W (2019) An Improved 4H-SiC Trench-Gate MOSFET With Low ON-Resistance and Switching Loss. *IEEE Trans Electron Devices* 66:2307–2313
100. Chowdhury S, Gant L, Powell B, Rangaswamy K, Matocha K (2018) Reliability and Ruggedness of 1200V SiC Planar Gate MOSFETs Fabricated in a High Volume CMOS Foundry. *Mater Sci Forum* 924:697–702
101. Kanale A, Han KJ, Baliga BJ, Bhattacharya S (2019) Superior Short Circuit Performance of 1.2kV SiC JBSFETs Compared to 1.2kV SiC MOSFETs. *Mater Sci Forum* 963:797–800
102. Nakao Y, Watanabe S, Miura N, Imaizumi M, Oomori T (2009) Investigation into Short-Circuit Ruggedness of 1.2 kV 4H-SiC MOSFETs. *Mater Sci Forum* 600–603:1123–1126
103. Othman D, Lefebvre S, Berkani M, Khatir Z, Ibrahim A, Bouzourene A (2013) Robustness of 12 kV SiC MOSFET devices. *Microelectron Reliab* 53:1735–1738
104. Riccio M, Castellazzi A, Falco GD, Irace A (2013) Experimental analysis of electro-thermal instability in SiC Power MOSFETs. *Microelectron Reliab* 53:1739–1744
105. Chen C, Labrousse D, Lefebvre S, Petit M, Buttay C, Morel H (2015) Study of short-circuit robustness of SiC MOSFETs, analysis of the failure modes and comparison with BJTs. *Microelectron Reliab* 55:1708–1713
106. Wang Z, Shi X, Tolbert LM, Wang F, Liang Z, Costinett D, Blalock BJ (2016) Temperature Dependent Short Circuit Capability of Silicon Carbide (SiC) Power MOSFETs. *IEEE Trans Power Electron* 31:1555–1566
107. Reigosa PD, Iannuzzo F, Luo H, Blaabjerg F (2016) A Short Circuit Safe Operation Area Identification Criterion for SiC MOSFET Power Modules. *IEEE Trans Ind Appl* 53:2880–2887
108. Eni EP, Bęczkowski S, Nielsen SM, Kerekes T, Teodorescu R, Juluri RR, Julsgaard B, VanBrunt E, Hull B, Sabri S, Grider D, Uhrenfeldt C (2017) Short-Circuit Degradation of 10 kV 10 A SiC MOSFET. *IEEE Trans Power Electron* 32:9342–9354
109. Kelley MD, Pushpakaran BN, Bilbao AV, Schrock JA, Bayne SB (2018) Single-pulse avalanche mode operation of 10-kV/10-A SiC MOSFET. *Microelectron Reliab* 81:174–180
110. Du H, Reigosa PD, Iannuzzo F, Ceccarelli L (2018) Investigation on the degradation indicators of short-circuit tests in 1.2 kV SiC MOSFET power modules. *Microelectron Reliab* 88–90:661–665

111. Hatta H, Tominaga T, Hino S, Miura N, Tomohisa S, Yamakawa S (2018) Suppression of Short-Circuit Current with Embedded Source Resistance in SiC-MOSFET. *Mater Sci Forum* 924:727–730
112. Soler V, Cabello M, Banu V, Montserrat J, Rebollo J, Godignon P, Bianda E, Knoll L, Kranz L, Mihaila A (2019) Dynamic Characterization and Robustness Test of High Voltage SiC MOSFETs. *Mater Sci Forum* 963:768–772
113. Kanale A, Baliga BJ (2021) Selection Methodology for Si Power MOSFETs used to Enhance SiC Power MOSFET Short Circuit Capability with the BaSiC(EMM) Topology. *IEEE Trans Power Electron* 36:8243–8252
114. Green R, Urciuoli D, Lelis A (2018) Short-Circuit Robustness of SiC Trench MOSFETs. *Mater Sci Forum* 924:715–718
115. Wei J, Liu S, Tong J, Zhang X, Sun W, Huang AQ (2020) Understanding Short-Circuit Failure Mechanism of Double-Trench SiC Power MOSFETs. *IEEE Trans Electron Devices* 67:5593–5599
116. Liao X, Shen Q, Hu Y, Yang C, Chen X, Li H (2020) Fault protection for a SiC MOSFET based on gate voltage subjected to shortcircuit type II. *Microelectron Reliab* 107:113624
117. Reigosa PD, Schulz N, Minamisawa R (2021) Short-circuit robustness of retrograde channel doping 1.2 kV SiC MOSFETs. *Microelectron Reliab* 120:114117
118. Boige F, Richardeau F (2017) Gate leakage-current analysis and modelling of planar and trench power SiC MOSFET devices in extreme short-circuit operation. *Microelectron Reliab* 76–77:532–538
119. Du H, Letz S, Baker N, Goetz T, Iannuzzo F, Schletz A (2020) Effect of short-circuit degradation on the remaining useful lifetime of SiC MOSFETs and its failure analysis. *Microelectron Reliab* 114:113784
120. Wang B, Liu J, Li W, Zhang G, Geng Y, Wang J (2020) Multiple failure mode identification of SiC planar MOSFETs in short-circuit operation. *Microelectron Reliab* 114:113804
121. Kanale A, Baliga BJ (2021) Theoretical Optimization of the Si GSS-DMM Device in the BaSiC Topology for SiC Power MOSFET Short-Circuit Capability Improvement. *IEEE Access* 9:70039–70047
122. Liu J, Zhang G, Wang B, Li W, Wang J (2020) Gate Failure Physics of SiC MOSFETs under Short-circuit Stress. *IEEE Electron Device Lett* 41:103–106
123. Mbarek S, Dherbécourt P, Latry O, Fouquet F (2017) Short-circuit robustness test and in depth microstructural analysis study of SiC MOSFET. *Microelectron Reliab* 76–77:527–531
124. Berthou M, Bevilacqua P (2016) Jean-Baptiste Fonder, D Tournier, Repetitive Short-Circuit tests on SiC VMOS devices. *Mater Sci Forum* 858:812–816
125. Bolotnikov A, Losee P, Ghandi R, Halverson A, Stevanovic L (2019) Optimization of 1700V SiC MOSFET for Short Circuit Ruggedness. *Mater Sci Forum* 963:801–804
126. Azizi M, J.J.van Oorschot, T. Huiskamp, (2020) Ultrafast Switching of SiC MOSFETs for High-Voltage Pulsed-Power Circuits. *IEEE Trans Plasma Sci* 48:4262–4272
127. Ding X, Chen F, Du M, Guo H, Ren S (2017) Effects of silicon carbide MOSFETs on the efficiency and power quality of a microgrid-connected inverter. *Appl Energy* 201:270–283
128. Abd El-Azeem SM, El-Ghanam SM (2020) Comparative study of gallium nitride and silicon carbide MOSFETs as power switching applications under cryogenic conditions. *Cryogenics* 107:103071
129. Lebedev AA, Kozlovski VV, Levinshtein ME, Ivanov AE, Strel'chuk AM, Zubov AV, Fursin L (2020) Impact of 0.9 MeV electron irradiation on main properties of high voltage vertical power 4H-SiC MOSFETs. *Radiat Phys Chem* 177:109200
130. Zeng Z, Shao W, Chen H, Hu B, Chen W, Li H, Ran L (2017) Changes and challenges of photovoltaic inverter with silicon carbide device. *Renew Sustain Energy Rev* 78:624–639
131. Zhang Z, Yao K, Ke G, Zhang K, Gao Z, Wang Y, Ren X, Chen Q (2020) SiC MOSFETs Gate Driver With Minimum Propagation Delay Time and Auxiliary Power Supply With Wide Input Voltage Range for High-Temperature Applications. *IEEE Journal of Emerging and Selected Topics in Power Electronics* 8:417–428
132. Mocevic S, Yu J, Xu Y, Stewart J, Wang J, Cvetkovic I, Dong D, Burgos R, Boroyevich D (2021) Power-Cell Design and Assessment Methodology based on a High-Current 10 kV SiC MOSFET Half-Bridge Module. *IEEE Journal of Emerging and Selected Topics in Power Electronics* 9:3916–3935
133. Qi J, Yang X, Li X, Chen W, Long T, Tian K, Hou X, Wang X (2021) Comprehensive Assessment of Avalanche Operating Boundary of SiC Planar/Trench MOSFET in Cryogenic Applications. *IEEE Trans Power Electron* 36:6954–6966
134. Rashid AU, Hossain Md Maksudul, Emon AI, Mantooth A (2021) Datasheet-driven Compact Model of Silicon Carbide Power MOSFET Including Third Quadrant Behavior. *IEEE Trans Power Electron* 36:11748–11762
135. Miyazaki T, Otake H, Nakakohara Y, Tsuruya M, Nakahara K (2018) Fanless Operating Trans-Linked Interleaved 5 kV Inverter Using SiC MOSFETs to Achieve 99% Power Conversion Efficiency. *IEEE Trans Industr Electron* 65:9429–9437
136. Hamada K, Nagao M, Ajioka M, Kawai F (2015) SiC—Emerging Power Device Technology for Next-Generation Electrically Powered Environmentally Friendly Vehicles. *IEEE Trans Electron Devices* 62:278–285
137. Li C, Chen S, Luo H, Li C, Li W, He X (2021) A Modified RC Snubber With Coupled Inductor for Active Voltage Balancing of Series-Connected SiC MOSFETs. *IEEE Trans Power Electron* 36:11208–11220
138. Zhang Q, Callanan R, Das MK, Sei-Hyung Ryu AK, Agarwal J.W. Palmour (2010) SiC Power Devices for Microgrids. *IEEE Trans Power Electron* 25:2889–2896
139. Jin S, Zhang D, Bao Z, Liu X (2018) High Dynamic Performance Solar Array Simulator based on a SiC MOSFET Linear Power Stage. *IEEE Trans Power Electron* 33:1682–1695
140. Ding X, Du M, Zhou T, Guo H, Zhang C (2017) Comprehensive comparison between silicon carbide MOSFETs and silicon IGBTs based traction systems for electric vehicles. *Appl Energy* 194:626–634
141. Ding X, Lu P, Shan Z (2021) A high-accuracy switching loss model of SiC MOSFETs in a motor drive for electric vehicles. *Appl Energy* 291:116827
142. Wang R, Tan L, Li C, Huang T, Li H, Huang X (2021) Analysis, Design, and Implementation of Junction Temperature Fluctuation Tracking Suppression Strategy for SiC MOSFETs in Wireless High-Power Transfer. *IEEE Trans Power Electron* 36:1193–1204
143. Chen X, Jiang S, Chen Y, Shen B, Zhang M, Gou H, Lei Y, Zhang D (2022) Steady-state over-current safe operation area (SOA) of the SiC MOSFET at cryogenic and room temperatures. *Cryogenics* 122:103424. <https://doi.org/10.1016/j.cryogenics.2022.103424>
144. Ball DR, Galloway KF, Johnson RA, Alles ML, Sternberg AL, Witulski AF, Reed RA, Schrimpf RD, Hutson JM, Lauenstein J-M (2021) Effects of Breakdown Voltage on Single-Event Burnout Tolerance of High-Voltage SiC Power MOSFETs. *IEEE Trans Nuclear Sci* 68:1430–1435

Publisher's Note Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Springer Nature or its licensor holds exclusive rights to this article under a publishing agreement with the author(s) or other rightsholder(s); author self-archiving of the accepted manuscript version of this article is solely governed by the terms of such publishing agreement and applicable law.