



# Newly designed modified trinary-valued logic gates using SLM-based Savart plate

Animesh Bhattacharya<sup>1</sup> · Shyandee Das<sup>1</sup> · Arijit Sarkar<sup>1</sup> · Nabanita Bose<sup>1</sup> · Swapnil Sen<sup>1</sup> · Sidhartha Chandra<sup>1</sup> · Indrajeet Das<sup>1</sup> · Kazi A. H. Taslim Arif<sup>2</sup> · Arkapravo Ghosh<sup>3</sup> · Amal K. Ghosh<sup>1</sup> · Amitabha Basuray<sup>4</sup>

Received: 14 August 2019 / Accepted: 13 February 2020 / Published online: 21 February 2020  
© The Optical Society of India 2020

**Abstract** Multivalued optical logic shows immense promise in modern computing systems with several advantages like ultrahigh computational speed, large amount of data handling capability and high data density. The logic gates are building blocks of computational systems, and all the logic circuits can be realized by cascading different logic gates. This paper proposes a new set of designs for existing logic gates in the Modified Trinary Number system with more efficiency and less complexity. The newly designed gates enable direct cascading of multiple gates and require lesser number of SLMs and Savart plates for realization, hence greatly reducing the circuit complexity of larger circuits. The Optical Tree Architecture of these new logic gates is realized using Spatial Light Modulators (SLM) and Savart plates. Moreover, a comparative study between the newly designed gates and existing gates is also

incorporated to demonstrate the reduction in SLMs and Savart plates in the newly developed designs.

**Keywords** Di-bit · MVL · MTN · OTA · SLM

## Introduction

Unlike traditional binary logic system [1], Multivalued Logic (MVL) consists of more than two logical states [2]. The presence of these extra states results in a plethora of advantages over binary logic [3]. These MVL systems can be implemented optically by manipulating polarization of light beam [4]. This optical implementation enables much faster computing speeds, greater energy efficiency and greater information storage. The most notable of these

✉ Animesh Bhattacharya  
animeshb\_17@yahoo.com

Shyandee Das  
sddsofficial1997@gmail.com

Arijit Sarkar  
askofficials@gmail.com

Nabanita Bose  
nabanitabose36@gmail.com

Swapnil Sen  
swapnilsen10@gmail.com

Sidhartha Chandra  
esidh76@gmail.com

Indrajeet Das  
indrajeetdas1000@gmail.com

Kazi A. H. Taslim Arif  
arifprojectju17@gmail.com

Arkapravo Ghosh  
arkapravoghosh98@gmail.com

Amal K. Ghosh  
amal\_k\_ghosh@rediffmail.com

Amitabha Basuray  
abasuray@rediffmail.com

<sup>1</sup> Department of Applied Electronics and Instrumentation Engineering, Netaji Subhash Engineering College, Techno City, Garia, Kolkata 700 152, India

<sup>2</sup> Department of Bio-Medical Engineering, Netaji Subhash Engineering College, Techno City, Garia, Kolkata 700 152, India

<sup>3</sup> Department of Computer Science and Engineering, Netaji Subhash Engineering College, Techno City, Garia, Kolkata 700 152, India

<sup>4</sup> Department of Applied Optics and Photonics, University of Calcutta, 92, A.P.C. Road, Kolkata 700 009, India






Fig. 1 Basic building block

**AND gate**

Figure 2 shows the delineation of the AND gate which is formed by connecting two basic building blocks in parallel. After being polarized by the polarizer P, the beam emerging from the laser source L is split into two parts by the beam splitter BS<sub>1</sub>. The first part is passed through a basic building block where input A is provided as electrical di-bit equivalents to the positive SLMs P<sub>1</sub> and P<sub>2</sub>. The other part is reflected by mirror M<sub>1</sub> and drifted through the other basic building block where input B, as electrical di-bit equivalents, is provided to the positive SLMs P<sub>3</sub> and P<sub>4</sub>. The beam combiner BS<sub>2</sub> combines the two output lines to generate the ultimate output.

For instance, if the given inputs are A = 1 (A<sub>1</sub> = 0 and A<sub>2</sub> = 1) and B = 1 (B<sub>1</sub> = 0 and B<sub>2</sub> = 1), the horizontal component split by the Savart plate S<sub>1</sub> will be obstructed by the SLM P<sub>1</sub>, but the vertical component will pass through P<sub>2</sub>. So, only vertical polarization state will be obtained at the output. In the case of the second basic building block, a similar case occurs as the SLM P<sub>4</sub> blocks the horizontal component trying to pass through it. Ultimately, at the final output, the only vertical polarization




Fig. 2 AND gate

state is obtained which, according to Table 1, is equivalent to 1.

The circuit shown in Fig. 2 is similarly valid for the other input combinations as per the Truth table shown in Table 2.

**NOT gate**

Figure 3 shows the illustration of the NOT gate. Here, negative SLMs have been used in the basic building block. The output of this gate is just the implementation of the input provided. As shown, after getting incident on the beam splitter BS<sub>1</sub>, the light coming from the laser source L splits into two parts. One part is progressed through a basic building block where input A is provided as electrical di-bit equivalents to the negative SLMs P<sub>1</sub> and P<sub>2</sub>. The other part gets reflected by the mirrors M<sub>1</sub> and M<sub>2</sub> and is passed through another negative SLM P<sub>3</sub>.

Now, the output of the basic building block is again split by beam splitter BS<sub>2</sub>. One part is passed through an Optical-to-Electrical converter which produces the electrical equivalent signal of the optical signal. The obtained signal is then applied to the negative SLM P<sub>3</sub> which becomes opaque or transparent according to the value of the applied signal. The Optical-to-Electrical converter along with the negative SLM P<sub>3</sub> is used as a compensation circuit. Finally, the beam combiner BS<sub>3</sub> combines the output lines to generate the full and final output.

For example, if an input of A = 1 (A<sub>1</sub> = 0 and A<sub>2</sub> = 1) is provided to the SLMs P<sub>1</sub> and P<sub>2</sub>, P<sub>1</sub> will allow the horizontal component to pass, while P<sub>2</sub> will block the vertical one. As a result, only the horizontal component is obtained at the output of the basic building block which is equivalent to  $\bar{A}$ .

**OR gate**

The design for the OR gate is shown in Fig. 4. Two basic building blocks are connected in series to form the OR gate. As shown, light from the laser source L is first passed through a polarizer P and then gets incident on a beam





Fig. 3 NOT gate

Fig. 4 OR gate



splitter BS<sub>1</sub>. BS<sub>1</sub> bifurcates the beam. One part gets incident on a basic building block where the positive SLMs P<sub>1</sub> and P<sub>2</sub> are provided with an input A in the form of electrical di-bit equivalents. After getting combined by the Savart plate S<sub>2</sub>, the output of this basic building block gets incident on another basic building block where an input B, in the form of electrical di-bit equivalents, is supplied to the positive SLMs P<sub>3</sub> and P<sub>4</sub>. Mirrors M<sub>1</sub> and M<sub>2</sub> help to reflect the other part of the original beam.

After getting split by the beam splitter BS<sub>2</sub>, one of the output lines of the second basic building block is passed through a compensation circuit containing an Optical-to-Electrical converter and a negative SLM as mentioned before. The beam combiner BS<sub>3</sub> helps to produce the final output.

For instance,  $A = 0(A_1 = 1 \text{ and } A_2 = 1)$  and  $B = 1(B_1 = 0 \text{ and } B_2 = 1)$  are given as inputs to the positive SLMs P<sub>1</sub>, P<sub>2</sub>, P<sub>3</sub> and P<sub>4</sub>, respectively. Now, SLMs P<sub>1</sub> and P<sub>2</sub> will allow their corresponding beams to go through them and both the horizontal and vertical components will be obtained at the output of the first basic building block. In the case of the second block, the vertical component corresponding to SLM P<sub>4</sub> will pass, while the horizontal component will be blocked by P<sub>3</sub>. So, at the final output,

the only vertical polarization state is achieved which is equivalent to 1.

The delineation also works for other input combinations as per the Truth table shown in Table 2.

**NAND gate**

Figure 5 shows the design for NAND gate. The operation is easily implemented by providing the output of AND gate (shown Fig. 2) as the inputs of a NOT gate (shown in Fig. 3) using optoelectronic converters.


**True Selector gate**

As shown in Fig. 6, the True Selector operation is achieved by making the second input B of an OR gate (shown in Fig. 4) a default state of 1 or electrical di-bit 01.


**False Selector gate**

Similar to True Selector, the False Selector operation is implemented by making the B input of an OR gate to a default state of  $\bar{1}$ . The design for False Selector gate is shown in Fig. 7.



Fig. 5 NAND gate



**Fig. 6** True selector gate



**Fig. 7** False selector gate




**Fig. 8** Exclusive true selector gate

**Exclusive True selector gate**

As shown in Fig. 8, the Exclusive True selector gate is made of an AND gate (of Fig. 2) with the second input being a constant state of 1 or electrical di-bit 01.

**Exclusive False Selector gate**

Figure 9 shows the design for Exclusive False selector gate. The operation is realized by making the second input




**Fig. 9** Exclusive false selector gate

of an AND gate (of Fig. 2) to a default state of  $\bar{1}$  or electrical di-bit of 01.


**NOR gate**

As shown in Fig. 10, the NOR operation is easily achieved by providing the output of an OR gate (of Fig. 4) as inputs of a NOT gate (of Fig. 3) using optoelectronic converters.


**Fig. 10** NOR gate



**Fig. 11** XOR gate



**Fig. 12** XNOR gate



**XOR gate**

Figure 11 shows the diagram of XOR gate. One basic building block and a NOT gate (of Fig. 3) are connected in parallel. The input A is provided at the basic building block and B at NOT gate. The outputs of these blocks are combined using beam combiner BS<sub>6</sub> and split again using BS<sub>7</sub>. The two beams after the split are then passed through a NOT gate and a basic building block. The input A is now provided to the NOT gate, and B is provided to the basic building block. Then these two outputs are combined BS<sub>11</sub> to generate an output. The original beam is reintroduced at the output using a negative SLM to generate the final

output; hence, compensation for no-light condition is achieved.

**XNOR gate**

The OTA (Optical Tree Architecture) of XNOR gate is shown in Fig. 12 The circuit is made by combining an AND gate (shown in Fig. 2) with inputs A and B and two NOT gates (of Fig. 3). The output of the AND gate is then split into two beam by beam splitter BS<sub>4</sub>. These two beams are then passed through two NOT gates, and the outputs of the NOT gates are then combined using beam combiner BS<sub>8</sub> to generate the final output.



**Table 3** Comparative study between existing logic gates and newly designed logic gates

Name of the gate	Existing logic gates		Newly designed logic gates	
	No. of Savart plates required	No. of SLMs required	No. of Savart plates required	No. of SLMs required
OR	4	5	4	5
AND	4	4	4	4
NOR	7	7	7	7
NAND	7	7	7	7
NOT	5	4	2	3
XOR	11	11	8	11
XNOR	14	13	8	10
True selector	4	5	4	5
False selector	4	5	4	5
Exclusive True selector	8	7	4	4
Exclusive False selector	8	7	4	4

### Advantages of the newer logic gates

Along with solving the problem in cascading multiple gates, some new techniques are also introduced to reduce the number of SLMs and Savart plates needed to realize the logic gates. This section compares the number of SLMs and Savart plates required to realize each of the gates in existing logic and new logic, as given in Table 3. It can be seen that the newly designed NOT, XOR, XNOR, Exclusive True Selector, Exclusive False Selector gates require lower number of total SLMs and Savart plates for implementation. These new gates can be cascaded directly using simple optoelectronic converters with no interfacing circuit. The ease in cascading and the lower number of SLMs and Savart plate required to realize the logic gates make the new designs worthwhile. All these make the newly designed gates a better solution overall without changing the fundamentals of the Trinary logic or the operations of the logic gate themselves.

### Conclusion

In this paper, all the Trinary logic gates are redesigned to enable direct cascading of multiple gates and also to reduce complexity. For faster operation, the newly designed gates are also implemented optically using SLM and Savart plate. The number of SLMs and Savart plate in some gates are also reduced in the newly designed logic gates. By using these newly designed gates, any combinational and sequential circuit of the Trinary logic system can be designed. These gates have huge application in the field of computation and communication in MVL system. Direct cascading of these gates helps to reduce circuit complexity

and cost of implementation of massive circuits with high processing speed.

### References

1. P. Hurley, A Concise Introduction to Logic. 9th edn, (2006)
2. E. Dubrova, *Multi-Valued Logic Synthesis and Optimization*. In Hassoun, S. and Sasao, T. (eds) *Logic Synthesis and Verification*. Kluwer Academic Publishers, pp.89-114. Norwell (2002)
3. E.L. Post, Finite Combinatory Processes—Formulation 1. *J. Symbolic. Logic.* **1**(3), 103–105 (1936)
4. A.W. Lohmann, Polarization and optical logic. *Appl. Opt.* **25**(10), 1594–1597 (1986)
5. A.K. Ghosh, P.P. Choudhury, A. Basuray, Modified Ternary Optical Logic Gates and their Applications in Optical Computation, in *Innovations and Advanced Techniques in Systems, Computing Sciences and Software Engineering*, ed. by K. Elleithy (Springer, New York, 2008), pp. 87–92
6. A.K. Ghosh, Parity generator and parity checker in the modified trinary number system using savart plate and spatial light modulator. *Optoelectron. Lett.* **6**(5), 325–327 (2010)
7. A.K. Ghosh, M. Raul, Trinary registers and counters using savart plate and spatial light modulator for optical computation in multivalued logic. *Optoelectron. Lett* **5**(3), 194–197 (2009)
8. A.K. Ghosh, A. Basuray, Trinary flip-flops using Savart plate and spatial light modulator for optical computation in multivalued logic. *Optoelectron. Lett.* **4**, 443 (2008). <https://doi.org/10.1007/s11801-008-8094-3>
9. A.K. Ghosh, A. Bhattacharya, M. Raul, A. Basuray, Trinary arithmetic and logic unit (TALU) using savart plate and spatial light modulator (SLM) suitable for optical computation in multivalued logic, *Opt. Laser Technol.* **44** (5) (2012)
10. S. Mandal, D. Mandal, M.K. Mandal, S.K. Garai, A scheme for the development of a trinary logic unit (TLU) using polarization-based optical switches. *J. Comput. Electron.* **18**(2), 584–618 (2019)
11. A. Bhattacharya, S. Das, A. Sarkar, N. Bose, A.K. Ghosh, Trinary magnitude comparator using SLM based Savart plate. *Optoelectron. Lett.* **15**, 415–419 (2019). <https://doi.org/10.1007/s11801-019-9029-x>

12. A.K. Ghosh, A. Bhattacharya, A. Basuray, Quadruple-valued logic system using savart plate and spatial light modulator (SLM) and its applications. *J. Comput. Electron.* **11**(4), 405–413 (2012)
13. A. Bhattacharya, A.K. Ghosh, G.K. Maity, Implementation of quadruple valued flip-flops using CMOS and spatial light modulator based savart plate. *Int. J. Nanopart.* **10**(1/2), 141–164 (2018)
14. A. Bhattacharya, A.K. Ghosh, G.K. Maity, A. Roy, *CMOS based Quadruple Valued Flip-Flops*. 2nd International IEEE Conference on Devices for Integrated Circuit (DevIC-2017), IEEE Explore. pp. 200–204 (2017)
15. A. Bhattacharya, G.K. Maity, A.K. Ghosh, Optical new quadruple universal gate (QUG) using SLM based savart plate. *Int. J. Modern Trends Eng. Res.* **05**(01), 125–142 (2018)
16. A. Bhattacharya, G.K. Maity, A.K. Ghosh, Optical quadruple Toffoli and Fredkin gate using SLM and savart plate, in *Computational Intelligence, Communications, and Business Analytics*, ed. by J. Mandal, P. Dutta, S. Mukhopadhyay (Singapore, CICBA, Communications in Computer and Information Science, 2017), pp. 281–295
17. A. Bhattacharya, G.K. Maity, A.K. Ghosh, Optical quadruple Peres gate using SLM and Savart plate. *J. Optoelectron. Adv. Mater.* **20**(12), 13–19 (2018)
18. A.K. Ghosh, A. Basuray, Binary to modified trinary number system conversion and vice versa for optical supercomputing. *Nat. Comput.* **9**(4), 917–934 (2010)
19. C. Reis, T. Chattopadhyay, P. André, A. Teixeira, Single Mach-Zehnder interferometer based optical Boolean logic gates. *Appl. Opt.* **51**(36), 8693–8701 (2012)

**Publisher's Note** Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.