

Analytical Modeling of Potential Distribution and Threshold Voltage of Gate Underlap DG MOSFETs with a Source/Drain Lateral Gaussian Doping Profile

KUNAL SINGH,¹ MIRGENDER KUMAR,¹ EKTA GOEL,¹ BALRAJ SINGH,¹ SARVESH DUBEY,² SANJAY KUMAR,¹ and SATYABRATA JIT^{1,3}

1.—Department of Electronics Engineering, Indian Institute of Technology (BHU), Varanasi 221005, India. 2.—Faculty of Electronics and Communication Engineering, Shri Ramswaroop Memorial University, Lucknow-Deva Road, Barabanki 225003, India. 3.—e-mail: sjit.ece@iitbhu.ac.in

This paper reports a new two-dimensional (2D) analytical model for the potential distribution and threshold voltage of the short-channel symmetric gate underlap ultrathin DG MOSFETs with a lateral Gaussian doping profile in the source (S)/drain (D) region. The parabolic approximation and conformal mapping techniques have been explored for solving the 2D Poisson's equation to obtain the channel potential function of the device. The effects of straggle parameter (of the lateral Gaussian doping profile in the S/D region), underlap length, gate length, channel thickness and oxide thickness on the surface potential and threshold voltage have been investigated. The loss of switching speed due to the drain-induced barrier lowering (DIBL) has also been reported. The proposed model results have been validated by comparing them with their corresponding TCAD simulation data obtained by using the commercially available 2D ATLAS™ simulation software.

Key words: DG MOSFETs, ultra-shallow junction (USJ), straggle parameter, drain-induced barrier lowering (DIBL), short-channel effects (SCEs), gate underlap, loss of switching speed

INTRODUCTION

With the significant progress in the fabrication of FinFETs^{1–3} or vertical DG MOSFETs,^{4,5} the ultrathin body (UTB) double-gate (DG) MOS structures have been of great interest for researchers into sub-50 nm CMOS technology due to their excellent immunity to short-channel effects (SCEs) and ultimate scalability features.^{6–9} However, the relentless scaling of the channel thickness of the DG MOSFETs may lead to the undesired increase in the source (S)/drain (D) resistance and junction capacitance which, in turn, may decrease the drive current.¹⁰ A number of works reported in the literature show that the introduction of a gate underlapped channel region between the gate end

and the beginning of the S/D region in the undoped DG MOS structures improves the device performance by reducing the SCEs,^{11–13} gate edge direct tunneling leakage¹⁴ and gate sidewall fringe capacitance.^{15,16} Trivedi et al.¹⁷ reported a simulation study of ultra-shallow junction (USJ) gate underlap DG MOSFETs to demonstrate the achievement of the combined benefits of improved immunity to SCEs due to the gate underlap region and enhanced on-state drive current due to the introduction of a lateral Gaussian doping profile in the S/D region. Bansal et al.¹⁸ reported for the first time an analytical model for the potential distribution and subthreshold characteristics of gate underlap DG MOSFETs with uniformly doped S and D regions in a conventional manner. They observed significant improvements in the drain-induced barrier lowering (DIBL) and subthreshold swing with the increase in the underlap length of the DG MOS device. Vaddi

(Received July 18, 2015; accepted November 14, 2015; published online January 4, 2016)

et al.^{19,20} reported an analytical model for the potential distributions and subthreshold characteristics of both the gate underlap and overlap DG MOSFETs with conventional uniform doping profile in the S/D region. Recently, Nandi et al.²¹ has reported an analytical model to show the improvement of the on-current at the cost of degraded immunity to SCEs by controlling the lateral straggle parameter of a lateral Gaussian doping profile introduced in the S/D region of the DG MOSFETs without any gate underlap region. However, to the best of our knowledge, no analytical model has yet been reported to study the combined effects of lateral Gaussian doping in the S/D region and the gate underlap region on the potential distribution and subthreshold characteristics of the underlap DG MOSFETs. In view of the above, an attempt has been made in the present paper to report an analytical two-dimensional (2D) model of the gate underlap USJ DG MOSFETs with a lateral Gaussian profile in the S/D region to achieve the combined benefits of improved SCEs and enhanced drive current as discussed above. For the validity of the proposed model, the model results have been compared with the simulation data obtained by using the commercially available 2D ATLAS™ device simulator of the Silvaco International.²²

THEORETICAL MODELING

Formulation of Potential Distribution

Figure 1a shows the schematic diagram of the gate underlap DG MOSFET structure under consideration with lateral Gaussian doping in the S/D region. The symbols L_G , L_{ul} , t_{si} and t_{ox} represent the gate length, underlap channel length, silicon film thickness and gate oxide thickness of the device, respectively. The front and back gates are assumed to be tied together with a single gate-to-source voltage (V_{GS}). The doping profile, i.e. $N_{sd}(x)$, in the USJ regions in the channel is assumed to be of a lateral Gaussian function expressed as²¹

$$N_{sd}(x) = N_{sdp} e^{\left(\frac{-x^2}{2\sigma_L^2}\right)} \quad (1)$$

where, N_{sdp} is the peak Gaussian doping. Figure 1b shows various lateral Gaussian profiles in the S/D region for different values of lateral straggle σ_L in the channel. The degenerated doping value N_{de} has been assumed as $2.7 \times 10^{19} \text{ cm}^{-3}$ for the present study.²¹

Let the 2D potential functions in the regions I, II and III shown in Fig. 1a be denoted by $\psi_1(x, y)$, $\psi_2(x, y)$ and $\psi_3(x, y)$ respectively. Now, the generalized potential function $\psi_i(x, y)$ for $i = 1, 2$ and 3 can be determined by solving the following 2D Poisson equation:

$$\frac{d^2\psi_i(x, y)}{dx^2} + \frac{d^2\psi_i(x, y)}{dy^2} = \frac{q}{\epsilon_{si}} (N_a^- - N_{sd}^+(x)) \quad (2)$$

where, N_a^- is the ionized acceptor concentration and $N_{sd}^+(x)$ is the ionized donor concentration represented by²¹

$$N_{sd}^+(x) = \left(\frac{N_{sdp} e^{\left(\frac{-x^2}{2\sigma_L^2}\right)} + N_{sdp} e^{\left(\frac{-(L_G+2L_{ul}-x)^2}{2\sigma_L^2}\right)}}{1 + s_D e^{\left(\frac{E_F - E_D}{kT}\right)}} \right) \quad (3)$$

where, s_D is the spin degeneracy factor, E_F and E_D are the Fermi level and donor level of the $N_{SD}(x)$ profile given by²¹

$$E_F = \left(\frac{E_g}{2}\right) + kT \ln\left(\frac{N_{sd}(x)}{n_{i,eff}}\right) \quad (4)$$

$$E_D = E_{g,eff} - E_I \quad (5)$$

where E_I and $E_{g,eff}$ are the ionization energy and effective band-gap of the Si considering many body effects, respectively. It is well known that the donor impurities form the energy level E_D below the conduction band E_C in a lightly doped n -type semiconductor and the impurity ionization energy $E_I = E_C - E_D$ represents the difference in energy between the conduction band energy and donor energy levels. When the doping concentration in the semiconductor is increased, the donor energy level is shifted upward (i.e., towards E_C) and finally merges with the conduction band edge for doping concentration beyond a certain level thereby resulting in $E_I = 0$. The ionization energy in the channel near the vicinity of the source (drain)/channel junction can be expressed as an empirical relationship given by²¹

$$E_I = E_{I_0} \left(1 - \sqrt[3]{N_{sd}(x)/N_{de}}\right) \quad (6)$$

where E_{I_0} is the ionization energy of lightly doped Si crystal, N_{de} is the critical doping concentration beyond which Si behaves as a degenerate semiconductor, $n_{i,eff}$ is the effective intrinsic concentration of the Si under many body effects and $E_{g,eff}$ is the effective band-gap of the Si defined as²¹

$$n_{i,eff} = \sqrt{n_i^2 e^{\frac{\Delta E_g}{kT}}} \quad (7)$$

$$E_{g,eff} = E_g - \Delta E_g \quad (8)$$

where, E_g , ΔE_g and n_i are the energy band-gap, band-gap narrowing and intrinsic carrier density of Si. Notations used for various device parameters have been listed in Table I.

By considering the parabolic approximation, the solution of Eq. 2, $\psi_i(x, y)$ can be expressed as²³:

$$\psi_i(x, y) = C_{i1}(x) + C_{i2}(x)y + C_{i3}(x)y^2 \quad (9)$$




Fig. 1. (a) Schematic view of underlap DG MOSFET. (b) Lateral doping profile in the source/drain extension region for different values of straggle parameter.

where, $C_{i1}(x)$, $C_{i2}(x)$ and $C_{i3}(x)$ are arbitrary functions of x (for all $i = 1, 2$ and 3) which can be determined from the following boundary conditions:

$$\psi_i(x, 0) = C_{i1}(x) \quad (10)$$

$$\psi_i(x, t_{si}) = C_{i1}(x) + C_{i2}(x)t_{si} + C_{i3}(x)t_{si}^2 \quad (11)$$

$$\left. \frac{d\psi_i(x, y)}{dy} \right|_{y=0} = C_{i2}(x) \quad (12)$$

$$\left. \frac{d\psi_i(x, y)}{dy} \right|_{y=t_{si}} = C_{i2}(x) + 2t_{si}C_{i3}(x) \quad (13)$$

Assuming $\psi_{si}(x) = \psi_i(x, y)|_{y=0}$ (for $i = 1, 2$ and 3) as the surface potential, the criteria of the continuity of electric field at gate oxide–channel interface gives¹⁸

$$\left. \frac{d\psi_i(x, y)}{dy} \right|_{y=0} = -\frac{\epsilon_{ox}}{\epsilon_{si}} \frac{(V_{GS} - V_{fb} - \psi_{si}(x))}{t_{ox}} \quad (14)$$

$$\left. \frac{d\psi_i(x, y)}{dy} \right|_{y=t_{si}} = \frac{\epsilon_{ox}}{\epsilon_{si}} \frac{(V_{GS} - V_{fb} - \psi_{si}(x))}{t_{ox}} \quad (15)$$

where, ϵ_{si} and ϵ_{ox} , V_{GS} are the permittivity of the silicon and SiO_2 , gate to source voltage respectively, and V_{fb} is the flat band voltage given by¹⁸

$$V_{fb} = \phi_M - \left(\chi_s + \frac{E_g}{2q} + \frac{kT}{q} \ln \left(\frac{N_a}{n_i} \right) \right) \quad (16)$$

where, ϕ_M, χ_s and E_g are the gate metal work function, electron affinity and band gap of the silicon, respectively.

By solving Eq. 11 with the help of boundary condition from Eqs. 12, 13, 14, and 15, we get

$$C_{i2}(x) = -\frac{\epsilon_{ox}}{\epsilon_{si}} \frac{(V_{GS} - V_{fb} - \psi_{s2}(x))}{t_{ox}} \quad (17)$$

$$C_{i3}(x) = C_{i2}(x)/t_{si} = -\frac{\epsilon_{ox}}{\epsilon_{si}t_{si}} \frac{(V_{GS} - V_{fb} - \psi_{s2}(x))}{t_{ox}} \quad (18)$$

By rearranging Eq. 2 for region II with the help of Eqs. 10, 17, and 18, we obtain

$$\frac{d^2\psi_{2s}(x)}{dx^2} - \frac{\psi_{2s}(x)}{\lambda^2} = \frac{q}{\epsilon_{si}} (N_a - N_{sd}^+(x)) - \frac{(V_{GS} - V_{fb})}{\lambda^2} \quad (19)$$

where, $\lambda = \sqrt{\frac{\epsilon_{si}t_{si}t_{ox}}{2\epsilon_{ox}} \left(1 + \frac{\epsilon_{ox}t_{si}}{4\epsilon_{ox}t_{ox}} \right)}$ is the characteristic length of the device under consideration. Solving

Table I. Notations of various device parameters

Parameters	Symbol	Values	Unit
Intrinsic doping	n_i	10^{10}	cm^{-3}
Channel doping	N_a	10^{15}	cm^{-3}
Source/drain doping	N_{sd}	10^{20}	cm^{-3}
Degenerated doping	N_{de}	2.7×10^{19}	cm^{-3}
Silicon thickness	t_{si}	7	nm
Gate oxide thickness	t_{ox}	1	nm
Gate overlap length	L_G	18	nm
Ionization energy in lightly doped crystal	E_{I_o}	0.054 (arsenic)	eV
Spin degeneracy factor	s_D	2	–
Gate underlap length	L_{ul}	10	nm
Gate voltage	V_{GS}	–	V
Drain voltage	V_{DS}	–	V
Silicon energy band gap	E_g	1.12	eV

Eq. 19, the surface potential for the gate overlapped channel region II is given as:

$$\psi_{s2}(x) = Ce^{(x-L_{ul})/\lambda} + De^{-(x-L_{ul})/\lambda} - \frac{q\lambda^2(N_a - N_{SD}^+(x))}{\epsilon_{si}} + V_{GS} - V_{fb} \quad (20)$$

To model the fringing electric fields from gate to the gate underlapped spacer regions I and III, we have used the conformal mapping technique by converting (x, y) to (u, v) plane by using the following transfer function¹⁸

$$-y + j\eta(L_{ul} - x) = t_{ox} \sin(u + jv) \quad (21)$$

where,

$$\eta = \frac{t_{ox}}{L_{ul}} \sinh\left(\cosh^{-1}\left(\frac{t_{ox} + t_g}{t_{ox}}\right)\right) \quad (22)$$

Now, from the continuity of the electric fields in all three regions in the (u, v) plane, we can write

$$\left.\frac{d\psi_i(u, v)}{dy}\right|_{u=0; i=1, 3} = -\frac{\epsilon_{ox}(V_{GS} - V_{fb} - \psi_{si}(v))}{\epsilon_{si} n\pi/2} \quad (23)$$

where, n is such that $|\sin(n\pi/2)| = 1$.

Following the methodology of Ref. 18 from the conformal mapping technique for obtaining the surface potential functions in regions I and III from Eqs. 2, 22, and 23, we can obtain

$$\psi_{s1}(x) = A\left[1 - \frac{\alpha}{2}r_1^2\right] + B\left[r_1 - \frac{\alpha}{6}r_1^3\right] + V_{GS} - V_{fb} \quad (24)$$

$$\psi_{s3}(x) = E\left[1 - \frac{\alpha}{2}r_2^2\right] + F\left[r_2 - \frac{\alpha}{6}r_2^3\right] + V_{GS} - V_{fb} \quad (25)$$

where,

$$r_1 = \eta(L_{ul} - x)/t_{ox}, \quad r_2 = \eta(x - L_G - L_{ul})/t_{ox} \quad \text{and} \\ \alpha = \frac{\epsilon_{ox}}{\epsilon_{si}} \frac{2}{t_{ox}t_{si}(m\pi/2)} \left(\frac{t_{ox}}{\eta}\right)^2$$

Constants A, B, C, D, E and F in Eqs. 24 and 25 can be determined by applying the following boundary conditions:

$$\psi_{s1}(S_{\text{eff}}) = V_{bi} \quad (26)$$

$$\psi_{s1}(L_{ul}) = \psi_{s2}(L_{ul}) \quad (27)$$

$$\psi_{s2}(L_{ul} + L_G) = \psi_{s3}(L_{ul} + L_G) \quad (28)$$

$$\psi_{s3}(D_{\text{eff}}) = V_{bi} + V_{DS} \quad (29)$$

$$\left.\frac{d\psi_{s1}(x)}{dx}\right|_{x=L_{ul}} = \left.\frac{d\psi_{s2}(x)}{dx}\right|_{x=L_{ul}} \quad (30)$$

$$\left.\frac{d\psi_{s2}(x)}{dx}\right|_{x=L_G+L_{ul}} = \left.\frac{d\psi_{s3}(x)}{dx}\right|_{x=L_G+L_{ul}} \quad (31)$$

where, $S_{\text{eff}} = \sqrt{\ln\left(\frac{N_{de}}{N_{sdp}}\right) \times (-\sigma_L^2)}$ defined as the distance at which the Gaussian doping profile in the source and drain region is effectively reduced to the critical degenerated doping value N_{de} in the channel²¹ and $D_{\text{eff}} = L_G + 2L_{ul} - S_{\text{eff}}$.

Now, the effective channel length is calculated as

$$L_{\text{eff}} = L_G + 2L_{ul} - 2 \times S_{\text{eff}} \quad (32)$$

Therefore, we can write

$$A = C + D - \frac{q\lambda^2(N_a - N_{SD}^+(x))}{\epsilon_{si}} \quad (33)$$

$$B = \frac{t_{ox}}{\eta\lambda}(D - C) \quad (34)$$

$$C = \left(\frac{g(V_{DS} + V_x(1 - e^{-L_G/\lambda})) + \frac{t_{ox}H}{\eta\lambda}(V_{DS} + V_x(1 + e^{-L_G/\lambda}))}{4\left(\frac{t_{ox}gH}{\eta\lambda}\right) \cosh\left(\frac{L_G}{\lambda}\right) + 2\left(g^2 + \left(\frac{t_{ox}H}{\eta\lambda}\right)^2\right) \sinh\left(\frac{L_G}{\lambda}\right)} \right) \quad (35)$$

$$D = \left(\frac{g(V_x(e^{L_G/\lambda} - 1) - V_{DS}) + \frac{t_{ox}H}{\eta\lambda}(V_{DS} + V_x(1 + e^{L_G/\lambda}))}{4\left(\frac{t_{ox}gH}{\eta\lambda}\right) \cosh\left(\frac{L_G}{\lambda}\right) + 2\left(g^2 + \left(\frac{t_{ox}H}{\eta\lambda}\right)^2\right) \sinh\left(\frac{L_G}{\lambda}\right)} \right) \quad (36)$$

$$E = Ce^{L_G/\lambda} + De^{-L_G/\lambda} - \frac{q\lambda^2(N_a - N_{SD}^+(x))}{\epsilon_{si}} \quad (37)$$

$$F = \frac{t_{ox}}{\eta\lambda} \left(Ce^{L_G/\lambda} - De^{-L_G/\lambda} \right) \quad (38)$$

where,

$$g = 1 - \frac{\alpha}{2} \left(\frac{\eta L_{ul}}{t_{ox}} \right)^2$$

$$H = \frac{\eta L_{ul}}{t_{ox}} - \frac{\alpha}{6} \left(\frac{\eta L_{ul}}{t_{ox}} \right)^3$$

$$V_x = V_{bi} - V_{GS} + V_{fb} + g \frac{q\lambda^2(N_a - N_{SD}^+(x))}{\epsilon_{si}}$$

$$V_{bi} = V_T \ln \left(\frac{N_{de} \times N_a}{n_i^2} \right)$$

Finally, using the values of $C_{i1}(x) = \psi_i(x, 0) = \psi_{s1}(x)$, $C_{i2}(x)$ and $C_{i2}(x)$ from their respective Eqs. 10, 17, and 18 in Eq. 2, the 2D potential function in the three regions of the channel can be written as

$$\begin{aligned} \psi_i(x, y) = \psi_{si}(x) \left[1 + \frac{\epsilon_{ox}}{\epsilon_{si}t_{ox}}y - \frac{\epsilon_{ox}}{\epsilon_{si}t_{ox}t_{si}}y^2 \right] \\ + \frac{\epsilon_{ox}}{\epsilon_{si}t_{ox}}(V_{GS} - V_{fb}) \left[-y + \frac{y^2}{t_{si}} \right]. \end{aligned} \quad (39)$$

Formulation of Threshold Voltage, DIBL and Loss of Switching Speed

By putting $y = t_{si}/2$ in Eq. 39, the central channel potential for gate overlap region $\psi_{c2}(x) = \psi_2(x, y)|_{y=t_{si}/2}$ is given by

$$\psi_{c2}(x) = \psi_{s2}(x) \left[1 + \frac{\epsilon_{ox}t_{si}}{4\epsilon_{si}t_{ox}} \right] - \frac{\epsilon_{ox}t_{si}}{4\epsilon_{si}t_{ox}}(V_{GS} - V_{fb}) \quad (40)$$

It is important to mention that position (x_{min}) of the minimum channel central potential plays the role of a virtual cathode from which electron enters into the channel to contribute the drive current. By

solving $\frac{\partial \psi_{c2}(x)}{\partial x} \Big|_{x=x_{min}} = 0$, $x = x_{min}$ [at which $\psi_{c2}(x)$ has the minimum value] is given as

$$x_{min} = L_{ul} + (\lambda/2) \ln((D/C)_{max})$$

Following the method described in Ref. 21 the threshold voltage can be defined as the gate voltage $V_{GS} = V_{th}$ at which the channel electron density at the minimum channel potential point reaches the channel doping density. Hence, we write

$$(n_i^2/N_a)e^{(\psi_{c2}(x_{min})/V_T)} = N_a \quad (41)$$

where, V_T is the thermal voltage.

Now, solving Eq. 41 for $V_{GS} = V_{th}$, the final expression of the threshold voltage can be given by

$$\begin{aligned} V_{th} = V_{fb} + 2\phi - D_{max}e^{-\frac{x_{min}}{\lambda}} - C_{max}e^{\frac{x_{min}}{\lambda}} \\ + \frac{\lambda^2q(N_a - N_{SD}^+(x))}{\epsilon_{si}} - V(x_{min}) \end{aligned} \quad (42)$$

To include the quantum mechanical effects, we have added the quantum correction factor ΔV_t^{QM} to the value of V_{th} described by Eq. 42 to obtain the final expression for the threshold voltage as

$$V_{thf} = V_{th} + \Delta V_t^{QM}$$

where,

$$\Delta V_t^{QM} = \frac{h^2}{8qm_{eff}t_{si}^2} \quad (43)$$

where, h is Planck's constant, $m_{eff} = 0.19m_0$ is the effective mass of electron with m_0 as the mass of the electron in vacuum.

Now, the DIBL of the USJ underlap short-channel symmetric DG MOSFETs can be expressed as²⁰

$$DIBL = \frac{V_{thf}|_{V_{DS}=0.1} - V_{thf}|_{V_{DS}=1.1}}{(V_{DS} = 1.1) - (V_{DS} = 0.1)} \quad (44)$$

It is important to mention that the DIBL severely affects the switching speed of the scaled CMOS devices. The loss of switching speed caused by the DIBL effect in the short-channel underlap DG MOSFETs under consideration can be expressed as²⁴:

$$\left(\frac{\Delta f}{f} \right) = \frac{-2 DIBL}{V_{DS} - V_{thf}} \quad (45)$$

where, Δf is the decrease in the maximum operating frequency f due to the DIBL described by Eq. 44.

RESULTS AND DISCUSSION

In this section, the analytical results of the channel central potential, $\psi_{ci}(x)$, and threshold voltage (V_{th}) of Underlap DG MOSFETs with Gaussian-doped source/drain have been compared with the TCAD simulation results of obtained by using the ATLAS™ 2D device simulation software. A drift-diffusion (DD) model along with the classical Fermi-Dirac statistics has been used for simulating the device structure in the ATLAS™ software. The quantum model (quantum) has been used to include the quantum mechanical effects in the TCAD simulation results. This model is based on




Fig. 2. Current versus gate-to-source voltage at $V_{DS} = 1.0$ V, parameters used as per Ref. 27.

the Wigner function equations-of-motion^{25,26} which employs the quantum correction potential in the carrier current and energy flux equations. Modeling has been done under the assumptions of identical front and back gate structures with the same gate oxide thicknesses and tungsten (with work function $\phi_M = 4.7$ eV) as the gate electrode material for both of the gates of the device. In order to investigate the validity of the TCAD simulation software, we have first compared the TCAD simulation data with the experimentally measured data of an experimentally fabricated DG MOSFET structure reported by Liu et al.²⁷ The reasonably good matching of the TCAD results with the reported experimental data compared in Fig. 2 clearly demonstrates the validity of the ATLAS™ device simulation software used for the simulation of our proposed device structure in this paper. The TCAD data are thus used for validating the analytical model results presented in the following.

The variations of the central channel potential $\psi_{ci}(x) - \phi_f$ measured with respect to the Fermi potential $\phi_f = V_T \ln(N_a/n_i)$ as a function of lateral channel position have been shown for different combinations of σ_L and V_{DS} in Fig. 3, σ_L and V_{GS} in Fig. 4, σ_L and L_G in Fig. 5 while keeping the underlap length (L_{ul}) and other parameters constant. The central channel potential profiles shown in Figs. 3, 4, 5, and 6 clearly demonstrate that the decrease (increase) in source-to-channel barrier [i.e., increase (decrease) in the DIBL] with increase (decrease) in V_{DS} , V_{GS} and t_{si} ; and decrease (increase) in L_G is stimulated further by the increase (decrease) in the straggle parameter value (σ_L). This may be attributed to the decrease (increase) in the S(D)-channel abruptness with the increase (decrease) in σ_L , which, in turn, reduces (increases) the effective channel length and hence increases (decreases) SCEs. Thus, unlike the uniformly doped S/D gate underlap DG MOSFETs, the




Fig. 3. Central potential along channel length, parameters used: $V_{GS} = 0.1$ V, $L_G = 18$ nm, $L_{ul} = 10$ nm, $t_{si} = 7$ nm, $t_{ox} = 1$ nm.




Fig. 4. Central potential along channel length, parameters used: $V_{DS} = 0.1$ V, $L_G = 18$ nm, $L_{ul} = 10$ nm, $t_{ox} = 1$ nm, $t_{si} = 7$ nm.

value of the straggle parameter (σ_L) of the lateral Gaussian doping in the S/D region can be explored as an additional parameter for controlling DIBL and SCEs as well as the threshold voltage of the underlap DG MOSFETs. The combined effects of σ_L and underlap length L_{ul} on the threshold voltage (V_{thf}) have been demonstrated by plotting the V_{thf} as a function of L_{ul} in Fig. 6 for different values of σ_L but fixed values of other device parameters. It is observed that, for a fixed value of L_{ul} (and other device parameters), the threshold voltage (V_{thf}) is decreased with the increase in σ_L as evidenced from the potential profiles shown earlier in Figs. 3, 4, 5, and 6. Further, for a fixed value of σ_L , the threshold voltage roll-off is observed to be increased with the decrease in the gate underlap spacer length L_{ul} due to enhanced SCEs. It is also observed from Fig. 7 that the roll-off becomes the lowest for $\sigma_L \sim 3$ nm for all values of the underlap length considered in the




Fig. 5. Central potential along channel length, parameters used: $V_{GS} = 0.1 \text{ V}$, $L_G = 18 \text{ nm}$, $L_{ul} = 10 \text{ nm}$, $V_{DS} = 0.1 \text{ V}$, $t_{ox} = 1 \text{ nm}$.




Fig. 6. Central potential along channel length, parameters used: $V_{DS} = 0.1 \text{ V}$, $t_{si} = 7 \text{ nm}$, $L_{ul} = 10 \text{ nm}$, $V_{GS} = 0.1 \text{ V}$, $t_{ox} = 1 \text{ nm}$.

present study. Clearly, the threshold voltage roll-off of underlap DG MOSFETs with a lateral Gaussian doping profile S/D region can be optimized by selecting a suitable value of the lateral straggle parameter σ_L of the profile. To investigate further the effect of σ_L on the threshold voltage, the variation of threshold voltage as a function of σ_L for two pairs of L_{ul} and V_{DS} values has been plotted in Fig. 8. Clearly, V_{thf} is decreased with the increased value of σ_L as well as V_{DS} for all values of L_{ul} . However, the smaller difference between the threshold voltages for $L_{ul} = 10 \text{ nm}$, $V_{DS} = 1.1 \text{ V}$ and $L_{ul} = 10 \text{ nm}$, $V_{DS} = 0.1 \text{ V}$ pair than the difference between the threshold voltages for $L_{ul} = 7 \text{ nm}$, $V_{DS} = 1.1 \text{ V}$ and $L_{ul} = 7 \text{ nm}$, $V_{DS} = 0.1 \text{ V}$ pair observed in Fig. 8 implies that the smaller DIBL (i.e., better SCEs) is achieved for 10 nm than that for the 7-nm underlap length devices. Figure 9 shows the variation of the V_{thf} as a function of the gate oxide thickness t_{ox} for




Fig. 7. Threshold voltage versus underlap channel length for different values of σ_L parameters used: $t_{si} = 7 \text{ nm}$, $t_{ox} = 1 \text{ nm}$, $V_{DS} = 0.1 \text{ V}$, $L_G = 18 \text{ nm}$, $L_{ul} = 10 \text{ nm}$.




Fig. 8. Threshold voltage versus lateral straggle for different values of L_{ul} and V_{DS} parameters used: $t_{si} = 7 \text{ nm}$, $t_{ox} = 1 \text{ nm}$, $L_G = 18 \text{ nm}$.

different values of σ_L and L_G . The V_{thf} is observed to be decreased with increased t_{ox} , decreased L_G and increased σ_L due to the increased SCEs. The variation of V_{thf} with t_{ox} for two sets of values of L_{ul} and σ_L plotted in Fig. 10 shows that deterioration of threshold voltage (DIBL) with the increase in σ_L is smaller for $L_{ul} = 10 \text{ nm}$ than that for $L_{ul} = 7 \text{ nm}$ device. Similarly, Fig. 11 demonstrates the decrease V_{thf} with the increased channel thickness (t_{si}), and σ_L , but decreased channel length L_G . The plot of V_{thf} versus t_{si} for two sets of σ_L and L_{ul} values in Fig. 12 confirms the smaller degradation of V_{thf} of underlap DG MOSFETs with $L_{ul} = 10 \text{ nm}$ than that of the devices with $L_{ul} = 7 \text{ nm}$ underlap lengths. The threshold voltage degradation shown in Figs. 11 and 12 with the increased channel thickness may be attributed to the reduction in the gate control over the channel carriers owing to the decrease in the L_{eff}/t_{si} ratio. We now consider the DIBL characteristics as a function




Fig. 9. Threshold voltage versus gate oxide thickness for different values of σ_L and L_G parameters used: $V_{DS} = 0.1$ V, $L_{ul} = 10$ nm, $t_{si} = 7$ nm.




Fig. 12. Threshold voltage versus channel thickness for different values of σ_L and L_{ul} parameters used: $V_{DS} = 0.1$ V, $L_G = 18$ nm, $t_{ox} = 1$ nm.




Fig. 10. Threshold voltage versus gate oxide thickness for different values of σ_L and L_{ul} parameters used: $V_{DS} = 0.1$ V, $L_G = 18$ nm, $t_{si} = 7$ nm.




Fig. 13. DIBL versus underlap channel length for different values of σ_L and t_{si} parameters used: $V_{DS} = 0.1$ V, $L_G = 18$ nm, $t_{ox} = 1$ nm.




Fig. 11. Threshold voltage versus channel thickness for different values of σ_L and L_G parameters used: $V_{DS} = 0.1$ V, $L_{ul} = 10$ nm, $t_{ox} = 1$ nm.




Fig. 14. Loss in switching speed by DIBL versus underlap channel length for different values of σ_L and t_{si} parameters used: $V_{DS} = 0.1$ V, $L_G = 18$ nm, $t_{ox} = 1$ nm.

of the underlap length L_{ul} shown in Fig. 13. It is observed from the figure that, while the DIBL is decreased with L_{ul} , it is increased with both the channel thickness (t_{si}) and lateral σ_L . The deteriorations of the DIBL at larger channel thickness and larger σ_L are attributed to the poor control of the gate over the channel carriers and decrease in the source-channel abruptness respectively, as discussed earlier. Finally, the loss of switching speed described by Eq. 44 due to the DIBL has been plotted in Fig. 14. The loss is found to be $\sim 3\%$ to 4% lesser in the underlap DG MOSFET devices with body thickness of $t_{si} = 7$ nm than the devices with $t_{si} = 10$ nm with every ~ 1 nm increase in the value of σ_L . Thus, the loss in switching speed of the DG MOSFETs can be optimized by controlling the values of the additional parameters σ_L and L_{ul} introduced with the USJ underlap DG MOS structures considered in the present study.

CONCLUSION

A comprehensive analytical study has been presented for the modeling of 2D potential distribution and threshold voltage of underlap DG MOSFETs with lateral Gaussian doping in the S/D regions. Parabolic approximation along with the conformal mapping technique has been used for obtaining the potential function by solving the 2D Poisson's equation with suitable boundary conditions. The effects of the lateral struggle parameter (σ_L) and the underlap length (L_{ul}) on the potential distribution, threshold voltage, DIBL and switching speed of the devices have been analyzed in details. While the threshold voltage was decreased with the increase in σ_L , the same was observed to be improved with the increase in L_{ul} . The DIBL, threshold voltage roll-off, and loss of switching speed were also found to be deteriorated with the increase in σ_L but can be improved with the increase L_{ul} . Noticeable control of the threshold voltage with the control of σ_L and L_{ul} parameters may be explored for achieving a higher drive current with lower SCEs in the underlap DG MOS device structures with lateral Gaussian doping in S/D over the conventional DG MOSFETs. Proper optimization between the geometrical parameters and doping profile parameters should be made in order to make a healthy trade-off among the drive current, SCE and electrostatic integrity of the device. Thus, the USJ underlap DG MOSFETs with lateral Gaussian doping S/D structures can be considered as a potential candidate both for high drive current and better switching speed. An excellent agreement between the analytical results and the ATLAS™ based TCAD

simulation data confirms the validity of our proposed model.

REFERENCES

1. Y. Liu, M. Masahara, K. Ishii, T. Sekigawa, H. Takashima, H. Yamauchi, and E. Suzuki, *IEEE Electron Devices Lett.* 25, 510 (2004).
2. K. Endo, Y. Ishikawa, Y. Liu, M. Masahara, T. Matsukawa, S.I. O'uchi, K. Ishii, H. Yamauchi, J. Tsukada, and E. Suzuki, *IEEE Electron Devices Lett.* 28, 1123 (2007).
3. D. Hisamoto, W. Lee, J. Kedzierski, H. Takeuchi, K. Asano, C. Kuo, E. Anderson, T. King, J. Bokor, and C. Hu, *IEEE Trans. Electron Devices* 47, 2320 (2000).
4. T. Matsukawa, K. Ishii, T. Sekigawa, H. Yamauchi, H. Tanoue, S. Kanemaru, H. Koike, and E. Suzuki, *IEEE Trans. Electron Devices* 52, 2046 (2004).
5. M. Masahara, Y. Liu, S. Hosokawa, T. Matsukawa, K. Ishii, H. Tanoue, K. Sakamoto, T. Sekigawa, H. Yamauchi, S. Kanemaru, and E. Suzuki, *IEEE Trans. Electron Devices* 51, 2078 (2004).
6. S. Dubey, A. Santra, G. Saramekala, M. Kumar, P.K. Tiwari, and I.E.E.E. Trans, *Nanotechnology* 12, 766 (2013).
7. T. Sekigawa and Y. Hayashi, *Solid-State Electron* 27, 827 (1984).
8. D. Munteanu, J.L. Autran, S. Harrison, K. Nehari, O. Tintori, and T. Skotnicki, *Mol. Simul.* 31, 831 (2005).
9. L. Wei, Z. Chen, and K. Roy, *Proceedings of the IEEE International SOI Conference* (1998).
10. T. Holtij, M. Schwarz, A. Kloes, and B. Iníguez, *IETE* 58, 205 (2012).
11. F. Boeuf, T. Skotnicki, S. Monfray, C. Julien, D. Dutartre, J. Martins, P. Mazoyer, R. Palla, B. Tavel, P. Ribot, E. Sondergard, and A. Sanquer, *IEDM Tech. Dig.* 29.5.1 (2001).
12. H. Lee, J. Lee, and H. Shin, *IEEE Trans. Nanotechnol.* 1, 219 (2002).
13. J.G. Fossum, M.M. Chowdhury, V.P. Trivedi, T.J. King, Y.K. Choi, J. An, and B. Yu, *IEDM Tech. Dig.* 29.1.1 (2003).
14. A. Bansal, B.C. Paul, and K. Roy, *Proceedings of the IEEE SOI Conference* 94 (2004).
15. R. Gusmeroli, A.S. Spinelli, A. Pirovano, A.L. Lacaita, F. Boeuf, and T. Skotnicki, *IEDM Tech. Dig.* 9.1.1 (2003).
16. A. Bansal, B.C. Paul, and K. Roy, *IEEE Trans. Electron Devices* 52, 256 (2005).
17. V. Trivedi, J.G. Fossum, and M.M. Chowdhury, *IEEE Trans. Electron Devices* 52, 56 (2005).
18. A. Bansal and K. Roy, *IEEE Trans. Electron Devices* 54, 1793 (2007).
19. R. Vaddi, R.P. Agarwal, and S. Dasgupta, *Microelectron J.* 42, 798 (2011).
20. R. Vaddi, R.P. Agarwal, and S. Dasgupta, *IEEE Trans. Electron Devices* 59, 2846 (2012).
21. A. Nandi, A.K. Saxena and S. Dasgupta, *IEEE Trans. Electron Devices* 60, 3705 (2013).
22. ATLAS Users Manual, Silvaco International, Santa Clara (2000).
23. K.K. Young, *IEEE Trans. Electron Devices* 36, 399 (1989).
24. I. Ferain, C.A. Colinge, and J.P. Colinge, *Nat Nanotechnol.* 479, 310 (2011).
25. J.R. Zhou and D.K. Ferry, *IEEE Trans. Electron Devices* 39, 473 (1992).
26. J.R. Zhou and D.K. Ferry, *IEEE Trans. Electron Devices* 39, 1793 (1992).
27. Y. Liu, K. Ishii, T. Tsutsumi, M. Masahara, and E. Suzuki, *IEEE Electron Device Lett.* 24, 484 (2003).