#### **ORIGINAL RESEARCH PAPER**



# **CUDA implementation of fractal image compression**

Abir Al Sideiri<sup>1,2,3</sup> • Nasser Alzeidi<sup>2</sup> • Mayyada Al Hammoshi<sup>4</sup> • Munesh Singh Chauhan<sup>5</sup> • Ghaliya AlFarsi<sup>1</sup>

Received: 29 November 2018 / Accepted: 24 June 2019 / Published online: 3 July 2019 © Springer-Verlag GmbH Germany, part of Springer Nature 2019

### **Abstract**

Fractal coding is a lossy image compression technique, which encodes the image in a way that would require less storage space using the self-similar nature of the image. The main drawback of fractal compression is the high encoding time. This is due to the hard task of fnding all fractals during the partition step and the search for the best match of fractals. Lately, GPUs (Graphical Processing Unit) have been exploited to implement fractal image compression algorithms due to their high computational power. The prime aim of this paper is to design and implement a parallel version of the Fisher classifcation scheme using CUDA to exploit the computational power available in the GPUs. Fisher classifcation scheme is used to reduce the encoding time of fractal images by limiting the search for the best match of fractals. Encoding time, compression ratio and peak signal-to-noise ratio was used as metrics to assess the correctness and the performance of the developed algorithm. Eight images with different sizes ( $512\times512$ ,  $1024\times1024$  and  $2048\times2048$ ) have been used for the experiments. The conducted experiments showed that a speedup of 6.4×was achieved in some images using NVIDIA GeForce GT 660 M GPU.

**Keywords** Fractal image compression · Quad-tree partitioning · GPU · Parallel processing · CUDA

 $\boxtimes$  Abir Al Sideiri abir@buc.edu.om

> Nasser Alzeidi alzidi@squ.edu.om

Mayyada Al Hammoshi mhammoshi@viu.edu

Munesh Singh Chauhan munesh.sal@cas.edu.om

Ghaliya AlFarsi galfarsi@buc.edu.om

- <sup>1</sup> Department of Information Technology, Buraimi University College, Al-Buraimi, Oman
- <sup>2</sup> Department of Computer Science, Sultan Qaboos University, Muscat, Oman
- <sup>3</sup> Department of Systems and Networks, Universiti Tenaga National (UniTen), Kajang, Malaysia
- <sup>4</sup> School of Computer Information System, Virginia International University, Fairfax, VA, USA
- <sup>5</sup> Department of Information Technology, College of Applied Science, Salalah, Oman

## **1 Introduction**

Due to the advances in information systems and technologies, there is an essential need for efficient data storage and fast data transmission. Digital images possess the characteristic of being data intensive  $[1, 2]$  $[1, 2]$  $[1, 2]$  $[1, 2]$ . Thus, storing these images in less memory leads to a direct reduction in data transmissions and storage costs. Therefore, data compression has always been an active area of research to offer solutions for these critical issues.

There are two general categories of data compression methods, namely lossless and lossy methods. A lossless method will produce an image that is identical to the original image when decompressed. On the other hand, a lossy method will produce an image that closely resembles the original image. The main drawback of lossless methods is that they cannot achieve very high compression ratios. Hence, lossy methods are mostly used for image compression applications because the losses of very minor graphic details are not critical. Nonetheless, for certain applications, lossless compression is a necessity such as the compression of text fles or executable codes [[1](#page-11-0)]. One example of the lossy image compression methods currently available is the method of fractal image compression, developed by Michael Barnsley and his associates [\[1](#page-11-0)]. Fractal image compression

methods seek for a way to represent images in terms of iterated functions that describe how parts of an image are selfsimilar to other parts. An encoding stores information about an image which can always be decoded at a prescribed level of details, in spite of the size of the decoded image and without the regular scaling artefacts such as pixilation. The size of the resulting encoding is based on the encoding algorithm's ability to achieve the self-similarity of the image, theoretically leading to more efficient encodings.

Despite its advantages like fast decoding, resolution independence and high compression ratio, fractal image compression requires enormous execution time as searching all domain blocks for a matching range block is very time consuming. Researchers proposed diferent schemes to improve the searching process such as classifcation methods. A classifcation method is a pre-process executed before the search phase and aims to reduce the size of the domain pool [[3](#page-11-2)[–5](#page-11-3)]. The most commonly used classifcation scheme is the one proposed by Fisher [\[3](#page-11-2)]. Nonetheless, the encoding phase still suffers from extensive time. New trends have been studied for speeding up the encoding phase including diferent parallel processing schemes [\[3](#page-11-2)].

The rapid increase in the peak performance of the GPUs has motivated researchers to study the use of GPUs for fractal image coding  $[4-9]$  $[4-9]$  $[4-9]$ . In  $[10]$  and  $[11]$ , the authors presented the systolic architecture approach where each range block is compared with a diferent domain blocks at any given step. Domain blocks are shifted to the next processor for further comparison step in the pipeline once the comparison step is completed. When all domain blocks have passed through the pipeline, the comparison step is complete for all range blocks.

The majority of parallel algorithms that have been developed tend to use some forms of dynamic load balancing as in [[11](#page-11-7)]. This approach involves a master process and a large number of slave processes. In [\[7](#page-11-8), [12](#page-11-9)], the master process divides the image blocks amongst the slaves equally. Therefore, each slave is responsible for its own subset of the overall domain pool. Then the master transmits range blocks to any idle slaves and waits for them to return the best match from their subset of the domain pool. Depending on whether this is a satisfactory match or not, this range block may or may not be sent to another processor. The master process ensures that all slaves are kept busy until the task is completed.

An Open MP parallelization for Fisher's fractal image encoding method was proposed in [[13](#page-11-10), [14](#page-11-11)]. The parallel execution procedure is applied to partition the data involved in range. Therefore, several slice areas are formed, and a multicore thread is responsible for searching the fractal codes at every slice region of every range block involved in range block. The fnal fractal codes are combined with the ones of each slice region [\[13,](#page-11-10) [14\]](#page-11-11).

The authors in [[15\]](#page-12-0) implemented adaptive fractal image coding algorithm on GPUs using CUDA (Compute Unifed Device Architecture) to achieve a given quality of a compressed image. The original adaptive fractal image coding algorithm consists of three loops which include no data dependences. This eased parallelizing the coding algorithm by distributing the loop elements on multiple computing cores [[15\]](#page-12-0). The proposed algorithm utilized a vector of pointers to range blocks whose quality is less than the required level to improve the efficiency of the parallelism on the GPU environment. An improved parallel algorithm is described in [[16\]](#page-12-1). Whilst original implementation carries out the computation by 1 thread, the improved version calculates it by 16 threads. Despite that the number of threads in a thread block can increase to enhance the occupancy; the communication between the threads within the thread block may increase the overhead.

A parallel model using CUDA has been presented to parallelized fractal encoding algorithm in [[17](#page-12-2)]. This model states that the parallelization can be done in levels. First, the range blocks can be processed in parallel to fnd the best matching domain block. Second, whilst fnding the scaling and offset, all pixel values in a block can be processed in parallel. This model considers each domain/range block as a corresponding to a block of threads on the CUDA model; the processing of one pixel values from the domain block is handled by a single thread along with the corresponding single pixel values in the range block.

A new parallel implementation for fractal image compression for medical imaging using GPU platform was presented in [\[18](#page-12-3)]. The implementation launches a thread for each range block. Also, this model utilizes CUDA's texture fetching to load range and domain data.

In this research work, we propose a CUDA parallel implementation for one of the most commonly used classifcation schemes in fractal image compression (i.e. Fisher scheme). The validity and the performance of the proposed scheme have been empirically assessed using NVIDIA GeForce GT660 M GPU. To the best of our knowledge, this is the first attempt to provide CUDA implementation for this classifcation scheme. The rest of this paper is organized as follows. Section [2](#page-1-0) provides basic preliminary information whilst Sect. [3](#page-5-0) presents the proposed parallel scheme. The experimental evaluation of the scheme is outlined in Sect. [4.](#page-7-0) Section [5](#page-11-12) concludes the paper and presents some future directions.

## <span id="page-1-0"></span>**2 Preliminaries**

The basic scheme of fractal image compression is to partition a given image into non-overlapping blocks, called range blocks and overlapped blocks of double size of range blocks



<span id="page-2-0"></span>**Fig. 1** Range vs. domain size

called domains [[3](#page-11-2)]. The range is obtained from the quadtree partitioning (a method to partition an image into quadrants) of the original image that needs to be compressed. The domains, on the other hand, are obtained from the domain library (also called domain pool). The frst step is to reduce the domain size to that of the range size, since the domain is double the range size (in other words, the number of pixels in the given domain is four times the number of pixels that is in the range as shown in Fig. [1](#page-2-0)). After the averaging, for each range block, the scheme exhaustively searches the domain pool for a best-matched domain block using the root mean square (RMS) error function to determine how closely a transformed domain block is approximating a corresponding range block. If the RMS value is minimum (or not greater than the maximum threshold), the mapping (*w*) is saved. The mapping consists of the quantized value scaling (contrast  $s$ ) and offset (brightness  $o$ ) of the affine transformations (a group of transformations such as scaling, rotation, and brightness) [\[3](#page-11-2)] plus the quad-tree partition levels. Otherwise, a new domain is taken, and the same process is repeated again to compare it with the range. The following subsections provide some basic information about fractal image compression.

#### **2.1 GPUs and CUDA**

A CUDA compatible device is a set of multiprocessor cores, which are able to execute a large number of threads concurrently. Each multiprocessor has a single instruction multiple thread (SIMT) architecture (i.e. means that each processor of multiprocessor executes diferent threads, but all the threads run the same instructions) that operates on diferent data based on its thread ID, at any clock cycle [[16](#page-12-1)]. A CUDA compatible device has its own memory (DRAM) which is divided into three diferent types: global memory, constant memory and texture memory. These memories can be read from or written to by the host CPU and they all are persistent throughout the life of the application. The multiprocessors have on-chip memories such as registers, shared memory, constant cache and texture cache. Since these memories are on chip, they are very fast as compared to off-chip memories such as DRAM (global memory). The registers (32-bit) are the fastest available but only support a limited amount of space (32–64 KB). Shared memory is limited to 48 KB and it is shared by all processors. A constant cache speeds up reads from the constant memory. Similarly, texture cache speeds up read from the texture memory [[16\]](#page-12-1). Figure [2](#page-2-1) illustrates the CUDA memory model.

The scalable programming model provides for the parallel execution of certain portion of an application on a device called Kernel. Kernel Function is executed on the device by many threads running on diferent processors of the multiprocessors. A thread block is a batch of threads which use shared memory to synchronize their execution. Each thread block executes on one multiprocessor and is limited only with 512 threads. A group of thread blocks of same size and dimensions execute the same kernel batched together into a grid of blocks. A grid consists of one or maybe twodimensional array of blocks. A block is further one-, two- or three-dimensional array of threads as illustrated in Fig. [3](#page-3-0). In CUDA, a thread is the basic unit of processing. Threads are organized into warps of 32 threads, and then executing all threads in a warp in parallel. CUDA includes  $C/C++$  software development tools to help programmers to combine host code with the device code. Tto do that, CUDA programming requires a single program (i.e. kernel) written in C/ C++with some extension. CUDA *nvcc* compiler is used to compile the source code containing these extensions [\[19](#page-12-4)].

#### **2.2 Range and domain blocks**

A range block consists of fixed-size partitions of the image based on quad tree. A quad-tree partitioning is a



<span id="page-2-1"></span>**Fig. 2** CUDA Memory Model [\[16\]](#page-12-1)



<span id="page-3-0"></span>

tree representation of an image in which each range node (square portion of the image) contains four sub-nodes (four quadrants of the square). The initial image is the root of the tree. In this method, maximum and minimum depth of the quad tree is set and a maximum allowable error to govern domain-range match needs to be set before partitioning. The next step is to partition an image into four square ranges of the same size until the maximum depth is met. An optimum matching domain block will be searched using an error function such as RMS for each range block on the level. RMS computed as RMS =  $\sqrt{\text{min}E(R, D)/n}$ , where *E* is the distance between the range (*R*) and transformed domain (*D*), *n* is the number of pixels in the range  $(R)$ . If such pair is found, the best matching range block with the domain block will be stored, and further partitioning is ceased. Otherwise, the quad tree is partitioned again, and the process is repeated to fnd the best match. This process continues till the maximum depth is met [[20\]](#page-12-5). Figures [4](#page-3-1) and [5](#page-3-2) illustrate the image parti-**Fig. 3** CUDA thread execution model [[16](#page-12-1)] **Fig. 3** CUDA thread execution model [16]



<span id="page-3-1"></span>**Fig. 4** Range partitioning

#### <span id="page-3-2"></span>**Fig. 5** Domain partitioning



The domain pool is crucial to an efficient representation. In the basic fractal image coding, there are a lot of domain blocks that represent the domain pool. As a result, searching through a large pool for every range block is a very time-consuming process. So, if the image size is  $256 \times 256$ , the number of ranges, if the range size is  $4 \times 4$ , will be  $(256 \times 256)/(4 \times 4) = 4096$ . Whereas the numbers of domains which are twice the range size will be  $(256 - 8 + 1) \times (256)$ − 8 × 1)=62,001 and 8 symmetric transformations need to be applied for each of these 62,001 domain blocks (i.e. 4 rotation directions and 4 mirror directions) resulting in a total of 496,008 domain blocks. Each of the 4096 range blocks needs to be compared with every transformed domain block. This is why most researchers have concentrated on making the search process faster in reducing complexity of computation [\[20\]](#page-12-5).

## **2.3 Fisher classifcation scheme**

There are several approaches proposed to reduce the time to search for domain-range match in FIC. The most popular approach is the classifcation scheme. Classifcation scheme is part of a pre-process executed before the search phase which aims to reduce the size of the domain pool and, hence, reducing the encoding time [\[3–](#page-11-2)[5\]](#page-11-3). The Fisher classifcation scheme is the most widely used classifcation scheme. All the domains in the domain pool are classifed before encoding phase and this will avoid reclassifcation of the domains later. A potential range block is classifed during the encoding and only the domains with the same classifcation are compared with the range. According to Fisher [\[3](#page-11-2)], the classification of the blocks in the domain pool is done as following:

- 1. The sub-image (called Domain *D*) is divided into four quadrants.
- 2. For each quadrant, average of pixels is calculated separately  $(A_1, A_2, A_3, A_4)$ .
- 3. Then the domain *D* is re-organized in three classes as shown below:

$$
A_1 \ge A_2 \ge A_3 \ge A_4
$$
  
\n
$$
A_1 \ge A_2 \ge A_4 \ge A_3
$$
  
\n
$$
A_1 \ge A_4 \ge A_2 \ge A_3
$$

4. Each class can further be organized in 4! ways as described below, so all the classes will have  $3 \times 24 = 72$  classes. Consider Class 1:  $A_1 \ge A_2 \ge A_3 \ge A_4$ , as one fixed domain state. For each quadrant *i*, also variance is calculated with the following formula:  $V_i = \sum_{j=1}^n (r_j^i)^2 - A_i^2$ , where  $n$  is the number of pixels in the quadrant and  $V_i = \sum_{j=1}^n (r_j^i)^2 - A_i^2$ . So for Class 1 domain, four calculated variances for each of its quadrants  $V_1$ ,  $V_2$ ,  $V_3$ ,  $V_4$  can be placed in four factorial ways. Meaning that,  $V_1$  can be placed in any one of the four quadrants (i.e.  $V_2$  can be placed in any one of the remaining three quadrants,  $V_3$  in any one of the remaining two quadrants,  $V_4$  in the last remaining quadrant). So  $4 \times 3 \times 2 \times 1 = 24$  ways, from the 3 total classes, thus  $3 \times 24 = 72$  different classes.

#### **2.4 The sequential FIC algorithm**

Figure [6](#page-4-0) illustrates the steps of compression algorithm based on Fisher scheme. The basis for the encoding procedure as stated before is: an image is divided into parts that are resembled by other parts in the same image after some

<span id="page-4-0"></span>**Fig. 6** Fisher scheme for fractal image compression (sequential algorithm).  $\frac{1}{1}$  tol: is the tolerance level which is a loose target for the fnal RMS error of the encoded image. In this algorithm it is stated as 1

- Read the image to be compressed
- $\bullet$  Domain partitioning and initial classification:
	- Split the image into domains
		- Each domain block:
			- Averaged to be reduced to range size
			- Rotated and flips (8 new domains are produced)
	- $\triangleright$  domains with same size are classified
- $\mathbf{\hat{\Phi}}$  Ouad tree
- Partition same image into four quadrants to the maximum depth recursively
- ❖ Range Domain comparison
	- Pick up a range
		- Pick up the first domain from domain pool with same size
			- Calculate best RMS error from the domain:
				- $\bullet$  If *RMS* meets *tol*<sup>1</sup> levels (tolerance value), output the results the filesystem
			- If no domain matches, then we split the current range and proceed
			- If we cannot split further, then we pick up the best domain that we have found from the list of domains



<span id="page-5-1"></span>**Fig. 7** Flow chart of Fisher scheme (sequential algorithm)

scaling. The result is a set of transformations which, when iterated from any initial image, have a fxed point of approximation (attractor). A flow chart of the sequential algorithm is illustrated in Fig. [7](#page-5-1). RMS is an error function, determining how closely a transformed domain blocks approximate to a corresponding range block. Precisely, the error between two equal-sized collections of pixels is the sum of the errors between each corresponding pairs of pixels. Each domain block is compared against each range block and the error between the range block and the transformed domain block is calculated [\[3](#page-11-2)].

# <span id="page-5-0"></span>**3 The CUDA parallel scheme**

As mentioned earlier, the problem of fractal image coding is the large encoding time. In this section, we propose an approach towards parallelizing the encoding step to reduce the overall compression time. The basic Fractal Image Compression algorithm serves as a good candidate for parallelization because of the huge amount of computation involved in fnding the best match between the domain block for each range block [[17](#page-12-2)]. When complemented with Fisher classifcation scheme, the FIC algorithm also would require careful memory optimization. Figures [8](#page-5-2) and [9](#page-6-0) illustrate the proposed parallel compression algorithm based on Fisher classifcation scheme. The main diference between

- Read the image to be compressed
- $\bullet$  Domain partitioning and initial classification:
	- Split the image into domains
		- Each domain block:
		- Averaged to be reduced to range size
		- Rotated and flips (8 new domains are produced)
	- $\triangleright$  domains with same size are classified
- ❖ Ouad tree
	- $\triangleright$  Partition same image into four quadrants (ranges)
	- $\triangleright$  Quad Tree is linearized by formula  $4n + 1$
- Launch kernels for all nodes of the quad tree at the same time  $\triangleright$  A reduction process is done
- ❖ Range Domain comparison
	- Pick up a range
	- Pick up the first domain from domain pool with same size
		- Calculate best *RMS* error from the domain:
			- If RMS meets *tol* levels, then output to memory buffer the quad transformations
			- Otherwise output to the memory buffer the fact that we are recursively going down
- $\bullet$  Do a gather operation of the data that was output in the memory buffer recursively
	- $\triangleright$  Check what the parallel version outputted and write it in the file

<span id="page-5-2"></span>

<span id="page-6-0"></span>





the sequential algorithm and the parallel algorithm is that in quad-tree traversal the decision to split is based on the RMS value. Whereas in parallel CUDA, all results are stored in the memory and these stored results are subsequently parsed and output as compression results to the fle system. The algorithm uses tree-like structure, data-dependent instructions and divergent branches. These three components are explained in more details in the following subsections.

#### **3.1 Mapping tree structure to parallel architecture**

The quad tree is linearized by formula  $(4n+1)$  due to the memory address mappings. For example, if a node has address *i*, then its four children have indices  $4 \times i + 1$ ,  $4 \times i + 2$ ,  $4 \times i + 3$ , and  $4 \times i + 4$  as shown in Fig. [10.](#page-7-1) In this way, the tree is mapped to a linear buffer. When the quadtree recursion is done in parallel, every node or leaf outputs into a linear buffer. Then the linear buffer with a recursion is gathered after the parallel process fnishes. These bufers are runtime memory buffers which are initialized dynamically and are part of heap area of the runtime memory.

#### **3.2 Using parallel reduction**

Reduction is a well-known operation that has relevance in many engineering applications. It involves applying an operator on a range of values residing in a linear memory or vector and accumulating the fnal result in a single location that, in most cases, is the frst element of the vector as described in Fig. [11](#page-7-2). For the reduction to work with high performance on a GPU, the input vector size should be large [\[21](#page-12-6)]. In our proposed scheme, the parallel algorithm does the reduction operations when it iterates on pixels of an image and accumulates results. As shown in fg. 4.3, when a quad tree is traversed initially (level 0), the image size (node) is quite large  $1024 \times 1024$ . At the next level (level 1), quad tree operates on 4 images of size  $512 \times 512$  and accumulates the sum of all pixels. On second level, 16 images 256×255, on third level 64 images of size  $128 \times 128$  and so on. If kernels are launched on every level of the tree, then at the frst level there will be 4 cores working on sizes of  $512 \times 512 = 262,144$ and at the last level, will be 64 cores working on block of  $16 \times 16$  each. Clearly, the quad tree is slow in the beginning

#### <span id="page-7-1"></span>**Fig. 10** Linear quad tree





<span id="page-7-2"></span>**Fig. 11** Reduction process

in terms of cores utilized and it is irregular. To regularize it a bit, the following have to be done: at the lower levels of tree traversals, a reduction is done for accumulation. For example, spawn one kernel over a set of  $512 \times 512$  pixels with many threads; it accumulates results in the shared memory (of the GPU device) and outputs the result in the main memory. At the higher levels, normal fork join model is done; spawn kernels over the small sets of size  $16 \times 16$ and  $32 \times 32$ .

## **3.3 Removing divergent branches**

The GPU architecture runs threads in groups of 32 threads, called warps, which are executed in a SIMD fashion [\[9](#page-11-5)]. All threads within a warp must execute the same instruction at any given time with diferent data sets. Branch divergence, as shown in Fig. [12](#page-7-3), occurs when threads inside warps branches to diferent execution paths. This could lead to a situation where each branch had thousands of instructions for comparing domains with ranges in sequential implementation and, consequently, adversely afecting the performance. Branch divergence occurrences can be minimized by reducing long divergent paths to smaller ones [[21\]](#page-12-6). In our implementation, this issue of thread divergence was considerably reduced by changing algebraic expressions through re-arrangement of the loops in parallel implementation. In the original code,



<span id="page-7-3"></span>**Fig. 12** Branch divergence [\[21\]](#page-12-6)

there were seven loops and they lead to divergent paths and diferent steps, but in the modifcation, they are put as common structures.

# <span id="page-7-0"></span>**4 Experimental evaluation**

We have done few improvements to the implementation of the fractal image compression algorithm based on Fisher classifcation scheme. First, a class was developed to handle the loading of images from the fle system. Free Image [[22\]](#page-12-7) library is chosen to load the images. Free Image is an open source library written in C++. This library uses a unique Free Image IO structure to load diferent types of images. Second, another class was developed to validate the loaded image. It makes sure that the loaded image is a square 8-bit gray scale image and of dimensions 2i, otherwise, an error message will be generated.

Once the validated image is supplied to the algorithm, two tasks are performed; the frst one is the classifcation of domains for the picture and the second one is the quadtree partitioning. The classifcation is done by splitting the image into sub-images (e.g. an image of size 1024 is split into sub images of sizes  $1024 \times 1024$ ,  $512 \times 512$ ,  $256 \times 256$ ,  $128 \times 128$ ,  $64 \times 64$ ,  $32 \times 32$ ,  $16 \times 16$ ). In every split, we calculated its sum and squared sum. This will be used for calculating the averages and variance. As mentioned before, Fisher algorithm classifes the domains into 72 classes based on average and variance values [[3\]](#page-11-2).

The quad-tree decomposition is used to partition the image into ranges that are classifed into classes. Each range is then compared with domains of the same class. If there is a match, the transformation will be output to the matching domain. Otherwise, the range will be partitioned into four quadrants. If the range size is  $16 \times 16$ , it will not be partitioned further, the closest domain will be considered as a match. The output from the compression phase is a compressed image consisting of the following:

- For each range, the corresponding mapped domain (only positions).
- Affine transformation values for each range.
- The fnal quad-tree partition of the image, each level is represented by 1 bit.
- The symmetry orientation operations for mapping each range to a domain.

The following points were considered before the algorithm is programmed in CUDA:

- Memory allocation is slow in CUDA, the *cuda Malloc Managed* function (same as Malloc in C/C++) costs around 2–3 ms [[22](#page-12-7)]. This problem is fxed by allocating one big bufer at the beginning of the algorithm and subsequently allocating from it. Finally, it is freed at the end of the algorithm. Besides, fast memory allocation on the CPU side, signifcant amount of *cuda Memcpy* (CPU to GPU and vice versa expensive memory transfers) are avoided.
- Launching CUDA kernel is slow. In the implementation, this problem is fxed by launching as few kernels as possible. As mentioned before, the reduction is only done for lower level (larger ranges blocks).
- Normally, 2D data are fetched as arrays. GPUs have texture cache, which is separated from the L1 cache (were stack and shared memory goes). Tto utilize it, the 2D arrays should be seen as textures to read from and as surfaces to write on. Initial domain images obtained from domain partitioning of FIC algorithm, are scaled down in a kernel function implementation that averages  $2 \times 2$ texture. It works with textures, not with c arrays of pixels. Using textures utilizes the L2 cache of the hardware for read-only memory. The texture cache is optimized for 2D spatial locality, so threads of the same warp that read texture addresses that are close together will achieve best performance.

#### **4.1 Hardware and software setup**

The implementation of sequential algorithm has been programmed using C/C++programming language, whereas the parallel algorithm has been programed using mix of C/ C++and CUDA programming languages. The programming has been done using Microsoft Visual Studio 2013 and CUDA Toolkit 6.5. The experiments were conducted in a stand-alone machine with the following specifcation:

- Operating System: Windows 7 Professional 64 bit.
- Processor: Intel(R) Core(TM) i5 Quad CPU (four processing cores).
- Memory: 6 GB RAM NVIDIA GeForce GT 660 M GPU with 960 cores.

The GPU confguration used for the experiments is shown in Table [1.](#page-8-0) The following images with diferent sizes are used for the experiments:

- Barbara and Lena:  $512 \times 512$ .
- Lamp\_post, London and Satellite1:  $1024 \times 1024$ .
- River, Lake and Satellite2: 2048×2048.

Each one of these images is loaded to both sequential and parallel programmes. Three metrics were then used to assess the validity of the algorithm and its performance. These metrics are:

- The encoding time is the time taken to compress the image.
- The compression ratio (CR) is the ratio between the size of the source fle and the size of the compressed fle. This

#### <span id="page-8-0"></span>**Table 1** GPU confguration



evaluates the efectiveness of compression algorithm using fle size. Lowering the compression ratio does not increase the reconstructed image quality signifcantly [\[3](#page-11-2)].

• Peak signal-to-noise ratio (PSNR) measures the difference between the original (without noise) and reconstructed image. This is most widely used to measure the quality/ distortion for an image and it is calculated after the decoding phase [[2\]](#page-11-1). PSNR measures the distortion of the image using the following equation:  $PSNR = 10 \log_{10} \left( \frac{256^2}{MSE} \right)$ MSE values between two images are calculated as:  $MSE = \frac{1}{MN} \sum_{y=1}^{M} \sum_{x=1}^{N} [I(x, y) - I'(x, y)]^2$ , where  $I(x, y)$ is  $I'(x, y)$ . The original image,  $I'(x, y)$  is the approximated version (which is actually the decoded image) and *M*, *N* are the dimensions of the images. It is worth mentioning at this stage that we have also implemented the FIC decoding algorithm. The decoding phase starts with an image (black image) of the same size as the original image, applies the transformations and fnally an image close to the original image is produced. This is necessary to calculate PSNR.

#### **4.2 Validation of the parallel algorithm**

It is very important to validate the correctness of the proposed parallel implementation. Therefore, the compression ratio (CR) and peak signal-to-noise ratio (PSNR) were calculated for all test images for both sequential and parallel algorithms. Table [2](#page-9-0) shows the results of the compression ratio for each test image from both sequential and parallel implementations. As it can be seen from table, the compression ratio of both sequential and parallel implementations for each image is the same. Similarly, Table [3](#page-9-1) shows the PSNR results for each test image for both sequential and parallel implementations. The results of PSNR for both sequential and parallel implementations for each image are the same. The above table clearly demonstrates the validity of the parallel implementation as both metrics

<span id="page-9-0"></span>**Table 2** Compression ratio results from sequential and parallel algorithm

Image	Image size	Sequential	Parallel	
Lena	$512 \times 512$	4.68	4.68	
<b>Barbara</b>	$512 \times 512$	4.68	4.68	
Lamp_posts	$1024 \times 1024$	18.79	18.79	
London	$1024 \times 1024$	20.41	20.41	
Satellite1	$1024 \times 1024$	18.89	18.89	
River	$2048 \times 2048$	17.58	17.58	
Lake.	$2048 \times 2048$	18.18	18.18	
Satellite <sub>2</sub>	$2048 \times 2048$	18.16	18.16	

<span id="page-9-1"></span>**Table 3** PSNR results from sequential and parallel algorithm

Image	Image size	Sequential	Parallel	
Lena	$512 \times 512$	39.6	39.6	
Barbara	$512 \times 512$	34.14	34.14	
Lamp_posts	$1024 \times 1024$	31.12	31.12	
London	$1024 \times 1024$	36.31	36.31	
Satellite1	$1024 \times 1024$	29.47	29.47	
River	$2048 \times 2048$	35.02	35.02	
Lake	$2048 \times 2048$	40.57	40.57	
Satellite2	$2048 \times 2048$	39.42	39.42	

produce same results for both the parallel and the sequential implementations.

#### **4.3 Encoding time**

Encoding time is calculated for each test image for both sequential and parallel implementations. The experiments were carried out with the size of the range block of  $16 \times 16$ as mentioned before. This is the optimal range block size as shown in [\[5](#page-11-3)], [\[21\]](#page-12-6). The following table shows the speedup for each test image. The speedup is calculated as:

 $Speedup = sequential time(ms)/parallel time(ms).$ 

The results clearly show that the performance gain for parallel image coding. The kernel utilized CUDA's texture fetching to load range and domain data that is cached. Therefore, a texture fetch costs one device memory read only on a cache miss; otherwise, it just costs one read from the texture cache. Also, using parallel reduction for larger range blocks help speeding up the process. Functions are reworked to do reduction for the lower levels of the quad tree (big sizes). This involved using shared memory to exchange data between threads within the same thread block which involves writing data to shared memory, synchronizing, and then reading the data back from shared memory. The experiments were done using Kepler having shuffle instruction (SHFL) which enables a thread to directly read a register from another thread in the same warp (32 threads) and that allows threads in a warp to collectively exchange or broadcast data. Batching kernel parameters in big bufers to save *cuda Memcpy* when launching kernels and removal of divergent branches in the compare function all help in speeding up the encoding time.

From Table [4](#page-10-0) and Fig. [13](#page-10-1), several tests were run of the same program with same images and the average results show that the speedup is increasing from  $1.3 \times$  for  $512 \times 512$ image size, to around  $5 \times$  for  $1024 \times 1024$  image size. For images of size  $2048 \times 2048$ , the algorithm achieves speedup up to  $6.4 \times$  in some image like satellite images due to the

<span id="page-10-0"></span>**Table 4** Average of encoding time results from sequential and parallel algorithm

Image	Image size	Sequential	Parallel	Speedup
Lena	$512 \times 512$	470.97	364.83	1.3x
Barbara	$512 \times 512$	475.69	366.67	$1.3\times$
Lamp_posts	$1024 \times 1024$	1029.55	208.965	$4.9\times$
London	$1024 \times 1024$	1100.23	242.197	$4.5\times$
Satellite <sub>1</sub>	$1024 \times 1024$	891.093	180.059	$4.9\times$
River	$2048 \times 2048$	24,295.7	3950.68	6.1
Lake.	$2048 \times 2048$	22267.9	4001.63	$5.6\times$
Satellite2	$2048 \times 2048$	22948.3	3596.61	$6.4\times$



<span id="page-10-1"></span>**Fig. 13** Average of encoding time results from sequential and parallel algorithm

56 64

> 0 8

> > $\circ$

2 4 6 8

2121922

SIMD fashion where there should be huge amount of data needed to be done on the GPU.

#### **4.4 GPU occupancy**

GPU occupancy is defned as the ratio of active warps on an SM to the maximum number of active warps supported by the SM [[23\]](#page-12-8) and it is calculated using CUDA Occupancy Calculator provided by NVidia [\[24\]](#page-12-9). In Figs. [14](#page-10-2) and [15,](#page-10-3) we see that our program maximizes GPU occupancy without causing register spillage. This indicates that our kernel launches are at near-maximum efficiency.

Figure [14](#page-10-2) shows how varying the block size whereas holding diferent parameters constant would infuence the tenancy. The red triangle shows the current number of threads per block and the current upper limit of active warps. Note that the quantity of active warps is not the number of warps per block (that is threads per block divided by warp size, rounded up). Figure [15](#page-10-3) shows how varying the record count whereas holding diferent parameters constant would infuence the occupancy.

Figure [16](#page-11-13) shows the achieved occupancy for every SM. The values reported are the average across all warp schedulers for the duration of the kernel execution.

Multiprocessor Warp **Multiprocessor Warp** 48 **Occupancy Occupancy (a)**<br> **(a)**<br> **(a)**<br> **(b)**<br> **(b)**<br> **(d)**<br> **(d)**<br> **(d)**<br> **(d)** 32 24 16 8 0 0 64 128 192 256 320 384 448 512 576 640 704 768 832 896 960 1024 **Threads Per Block Impact of Varying Register Count Per Thread**64 56 Multiprocessor Warp **Multiprocessor Warp** 48 **Occupancy**  Occupancy **(# warps)** 40 32 24 16

4 28 28 28 28 4

**Registers Per Thread**

**Impact of Varying Block Size**

<span id="page-10-3"></span>**Fig. 15** Estimated occupancy as a function of registers per thread

<span id="page-10-2"></span>**Fig. 14** Estimated occupancy as a function of threads per block

4 4 4 5 5 6 7 7 8 9 8 9 9 9

			$=$ Allocatable	
<b>Allocated Resources</b>	Per Block		Limit Per SM Blocks Per SM	
(Threads Per Block / Threads Per Warp) <b>Warps</b>	16	64		
<b>Registers</b> (Warp limit per SM due to per-warp reg count)	-16	84		
<b>Shared Memory (Bytes)</b>	0	49152	16	
Note: SM is an abbreviation for (Streaming) Multiprocessor				
Maximum Thread Blocks Per Multiprocessor		Blocks/SM * Warps/Block = Warps/SM		
<b>Limited by Max Warps or Max Blocks per Multiprocessor</b>		16		
<b>Limited by Registers per Multiprocessor</b>	д			
Limited by Shared Memory per Multiprocessor	16			
Physical Max Warps/SM = 64 Note: Occupancy limiter is shown in orange				
			Occupancy = $64 / 64 = 100\%$	

<span id="page-11-13"></span>**Fig. 16** The CUDA occupancy calculator

# <span id="page-11-12"></span>**5 Conclusions**

In this research, we have proposed a new parallel implementation for fractal image compression based on Fisher classifcation scheme using CUDA. The implementation is based on three main components; linearizing the tree structure to ft the parallel architecture, getting read of the divergent branches and using parallel reduction to reduce the number of launched kernels. The performance of the proposed implementation has been evaluated on NVIDIA GeForce GT 660 M GPU using CUDA. Eight images with diferent sizes were used for the experiments with block of size  $16 \times 16$ pixels. The compression ratio and peak signal to noise ratio results prove the validity of the parallel implementation. The encoding time for parallel implementation is better compared to the sequential implementation and speedups of up to 6.4 are recorded with some test images. The results also demonstrate that the parallel algorithm was able to achieve better performance when the image size is large due to the SIMD mode of execution.

The contribution of this chapter is to parallelize Fisher algorithms with six diferent images on one GPU. For future work, this parallel algorithm can be run on diferent GPUs and comparison can be done between the proposed one and the others. Also, the decoding process was implemented but the time was not considered in this research. It will be considered after running the same algorithm on diferent GPUs and then check the results and compare. Also, this implementation will be extended to exploit CUDA dynamic parallelism to launch kernels from the GPU, not only the CPU. This is expected to further decrease the encoding time.

**Funding** This work was fnancially supported by The Research Council/Sultanate of Oman, Grant ORG/ICT/10/003.

## **References**

- <span id="page-11-0"></span>1. Sashikala, Y.M., Arunodhayan, S.S.: A survey of compression techniques. Int. J. Recent Technol. Eng. **2**(1), 152–156 (2013)
- <span id="page-11-1"></span>2. Liu, D., Jimack, P.K.: A survey of parallel algorithms for fractal image compression. J. Algorithms Comput. Technol. **1**, 171–186 (2007)
- <span id="page-11-2"></span>3. Fisher, Y.: Fractal Image Compression Theory and Application. Springer, Berlin (1995)
- <span id="page-11-4"></span>4. Wu, X., Jackson, D.J., Chen, H.-C.: A fast fractal image encoding method based on intelligent search of standard deviation. Comput. Electr. Eng. **31**(6), 402–421 (2005)
- <span id="page-11-3"></span>5. El-Khamy, S., Khedr, M., Al-Kabbany, A.: Efficient fractal image coding using adaptive domain pool reduction technique. In: IEEE Pacifc Rim Conference on Communications, Computers and Signal Processing (PacRim) (2007)
- 6. Kaur, M., Kaur, G.: A survey of lossless and lossy image compression Techniques. IJARCSSE Int. J. Adv. Res. Comput. Sci. Softw. Eng. **3**(2), 323–326 (2013)
- <span id="page-11-8"></span>7. Jackson, T.B.: A parallel fractal image compression algorithm for hypercube multiprocessors. In: 27th Southern Symposium on System Theory (1995)
- 8. Kulkarni, M.V., Kulkarni, D.B.: Parallel computing using CUDA-GPU in fractal video coding introduction. In: Video & Image Processing, p. 2008, (2008)
- <span id="page-11-5"></span>9. Park, I.K.: Design and performance evaluation of image processing algorithms on GPUs. IEEE Trans. Parallel Distrib. Syst. **22**, 91–104 (2011)
- <span id="page-11-6"></span>10. Lee, S., Omachi, S., Aso, H.: A parallel architecture for quadtreebased fractal image coding. In: Proceedings of the International Conference on Parallel Processing, vol. 2000, pp. 15–22 (2000)
- <span id="page-11-7"></span>11. Zalan, B.: Maximal processor utilization in parallel quadtreebased fractal image compression on MIMD architectures, vol. XLIX, no. 2 (2004)
- <span id="page-11-9"></span>12. Thao, N.T.: Local search fractal image compression for fast integrated implementation. IEEE Int. Symp. Circuits Syst. ISCAS **2**, 1333–1336 (1997)
- <span id="page-11-10"></span>13. Hua Cao, X.-J.G.: OpenMP parallelization of jacquin fractal image encoding. In: International Conference on E-Product E-Service and E-Entertainment (ICEEE) (2010)
- <span id="page-11-11"></span>14. Hua Cao, X.-Q.G.: Implement research of fractal image encoding based on open MP parallelization model. In: Presented at the International Conference Electric Information and Control Engineering (ICEICE) (2011)
- <span id="page-12-0"></span>15. Wakatani, A.: Improvement of adaptive fractal image coding on GPUs. In: IEEE International Conference on Consumer Electronics (ICCE) (2012)
- <span id="page-12-1"></span>16. Wakatani, A.: Preliminary implementation of two parallel program for fractal image coding on GPUs. In: Presented at the IEEE International Conference Consumer Electronics (ICCE) (2011)
- <span id="page-12-2"></span>17. Khan., A.N.S.: Parallelization of fractal image compression over CUDA. In International Conference on Trends in Information, Telecommunication and Computing (2013)
- <span id="page-12-3"></span>18. Haque, Md.E., Al Kaisan, A., Saniat, M.R., Rahman, A.: GPU accelerated fractal image compression for medical imaging in parallel computing platform. Comput. Vis. Pattern Recognit. (2014). arXiv preprint [arXiv:1404.0774](http://arxiv.org/abs/1404.0774)
- <span id="page-12-4"></span>19. Bohong Liu, Y.Y.: An improved fractal image coding based on the quad tree. In: IEEE 3rd International Congress on Image and Signal Processing (2010)
- <span id="page-12-5"></span>20. Yu, H., Li, L., Liu, D., Zhai, H., Dong, X., Based on quadtree fractal image compression improved algorithm for research. In: 2010 International Conference on E-Product E-Service and E-Entertainment. IEEE, pp. 1–3 (2010)
- <span id="page-12-6"></span>21. Harris, M.: Optimizing Parallel Reduction in CUDA, NNVIDIA Developer Technology. NVIDIA Developer Technology. [http://](http://developer.download.nvidia.com/compute/cuda/1.1-Beta/x86_website/projects/reduction/doc/reduction.pdf) [developer.download.nvidia.com/compute/cuda/1.1-Beta/x86\\_websi](http://developer.download.nvidia.com/compute/cuda/1.1-Beta/x86_website/projects/reduction/doc/reduction.pdf) [te/projects/reduction/doc/reduction.pdf.](http://developer.download.nvidia.com/compute/cuda/1.1-Beta/x86_website/projects/reduction/doc/reduction.pdf) Accessed 03 Jan 2016
- <span id="page-12-7"></span>22. Media, S.: Freeimage. [https://sourceforge.net/projects/.](https://sourceforge.net/projects/) Accessed 03 Jan 2016
- <span id="page-12-8"></span>23. NVIDIA Corporation: Achieved Occupancy. [https://docs.nvidi](https://docs.nvidia.com/gameworks/content/developertools/desktop/analysis/report/cudaexperiments/kernellevel/achievedoccupancy.htm) [a.com/gameworks/content/developertools/desktop/analysis/repor](https://docs.nvidia.com/gameworks/content/developertools/desktop/analysis/report/cudaexperiments/kernellevel/achievedoccupancy.htm) [t/cudaexperiments/kernellevel/achievedoccupancy.htm](https://docs.nvidia.com/gameworks/content/developertools/desktop/analysis/report/cudaexperiments/kernellevel/achievedoccupancy.htm)
- <span id="page-12-9"></span>24. CUDA Occupancy Calculator. [http://developer.download.nvidi](http://developer.download.nvidia.com/compute/cuda/CUDA_Occupancy_calculator.xls) [a.com/compute/cuda/CUDA\\_Occupancy\\_calculator.xls](http://developer.download.nvidia.com/compute/cuda/CUDA_Occupancy_calculator.xls)

**Publisher's Note** Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

**Abir Al Sideiri** Abir Al Sideiri is a Master in Computer Science at Sultan Qaboos University in Oman. She is a lecturer in Information Technology department in ALBuraimi University College, Oman. Her research interests are in the area of parallel computing on high performance computing, date-intensive computing, image analysis and Big data analysis.

**Nasser Alzeidi** Nasser Alzeidi is a PhD holder in Computer Science, University of Glasgow in UK; he is an Assistant Professor, Department of Computer Science, College of Science, Sultan Qaboos University. He is currently an Assistant Professor of Computer Science and the director of the Centre for Information Systems at Sultan Qaboos University, Oman. His research interests include performance evaluation of communication systems, wireless networks, interconnection networks, System on Chip architectures and parallel and distributed computing. He is a member of the IEEE.

**Mayyada Al Hammoshi** Mayyada Al Hammoshi is a PhD holder in Computer Science from Mosul University in Iraq; she is a Professor and a program chair at the School of Computer Information Systems at Virginia International University, VA, USA. Her research interests include cybersecurity, wireless networking, cryptography and distributed systems. She is an editorial board member in many international journals and conferences and an IEEE member.

**Munesh Singh Chauhan** Munesh Singh Chauhan has a PhD in Computer Science from Pacifc Paher University, India with a research focus in GPU multicore computing. Currently, he is working as a Lecturer in Information Technology department at College of Applied Sciences, Salalah, Oman. His research interests involve leveraging parallel multicores to accelerate high compute intensive applications. He has worked on the application of parallel machines in deep learning, large graph analytics, fight route chartering for drones and fractal image compression.

**Ghaliya AlFarsi** Ghaliya AlFarsi is a Master in Computer Science at Sohar University in Oman. She is a Lecturer in Information Technology department in ALBuraimi University College, Oman. Most of her publications were indexed under Scopus. Her current research interests include e-learning, m-learning, technology adoption and acceptance, academic performance and image processing.