



Design of Novel SRAM Cell Using Hybrid VLSI Techniques for Low Leakage and High Speed in Embedded Memories

K. Gavaskar¹ · U. S. Ragupathy¹ · V. Malini¹

Published online: 13 May 2019
© Springer Science+Business Media, LLC, part of Springer Nature 2019

Abstract

Static or leakage power is the dominating component of total power dissipation in deep nanometer technologies below 90 nm, which has resulted in increase from 18% at 130 nm to 54% at 65 nm technology due to continued device and voltage scaling. Static random access memory (SRAM) is a type of RAM in which data is not written permanently and it does not need to be refreshed periodically. Different techniques have been applied to SRAM cell to reduce leakage power without affecting its performance. A novel 10T SRAM architecture is proposed in this paper which operates in three modes (active, park, standby or hold). The main objective of the proposed architecture is to provide better stability and reduced delay in active mode, reduced leakage current in standby mode and retaining the logic state in park mode. Design metrics such as static and dynamic power, delay, power delay product, energy, energy delay product, rise and fall time, slew rate and static noise margin are taken into account. All the circuits were designed using SYNOPSIS EDA tool and simulated in 30 nm technology. Simulation results shows that the proposed SRAM is much better than conventional and other SRAM cells designed using hybrid techniques.

Keywords CMOS · SRAM cell · Low power · High speed · Subthreshold current

1 Introduction

The increasing demand of battery operated high speed portable digital system and implantable devices causes increase in need of supply voltage scaling and device scaling [1]. Supply voltage scaling causes the difference between supply voltage and transistor threshold voltage to be a very low value in modern SoC design [2]. This makes stability to reach a problematic zone and making it to be considered as an important factor during designing. Device scaling causes reduction in channel length, oxide thickness and threshold voltage (V_t) which leads to increase in drain induced barrier lowering (DIBL), Gate induced drain leakage (GIDL), and subthreshold current. When a CMOS circuit is in idle state there is still some leakage or static power dissipation due to the leakage current flowing through nominally OFF transistors [3]. CMOS logic gates have both NMOS and PMOS transistors,

✉ K. Gavaskar
gavas.20@gmail.com

¹ Kongu Engineering College, Perundurai, Erode, Tamilnadu, India

both of which dissipate finite reverse leakage and sub threshold currents. There are millions of transistors in a silicon chip and overall power dissipation due to leakage current is comparable to dynamic power dissipation. The main leakage current component in NMOS is the reverse-biased diode [4]. With increase in temperature, leakage current increases. In a chip, millions of transistors are fabricated and every transistor in the chip, constitutes the leakage current. In this case, the sum of all leakage currents then becomes significant. So it is necessary to reduce leakage power dissipation in VLSI circuits [5].

The static power dissipation of CMOS circuits primarily depends on key parameters such as input vectors, device characteristics (threshold voltage, gate oxide thickness, channel length) and operating conditions (VDD and temperature) [6]. Here assumption is that the gate leakage current which is determined by the operational state of the transistors, does not vary with parameters other than input signal values. As leakage power is consumed in OFF state the effect of making input pattern that maximizes the number of “OFF” transistors in PMOS and NMOS stacks would reduce the gate leakage by a significant amount [7].

As device and voltage scaling does not provide good results in achieving low power, circuit and system level techniques are needed [8–10]. Portable devices require primary memory that respond faster. SRAM is mainly used in this case, though expensive it is faster and does not to refreshed periodically. The dominant leakage in SRAM cell are subthreshold current and gate leakage [11].

In this paper the proposed SRAM cell operates with less delay and high stability in active mode and with reduced leakage current in standby mode. The rest of paper is organized as follows. Section 2 presents the design of SRAM cell using conventional techniques. Section 3 presents design of SRAM cell using hybrid techniques. Section 4 presents design of proposed SRAM cell. Section 5 presents simulation results and graphical analysis. Section 6 concludes the paper.

2 Design of SRAM Cell Using Conventional Techniques

In this section, we review some SRAM cell designed using conventional techniques to reduce static or leakage power.

2.1 6T SRAM Cell

The schematic diagram of conventional 6T SRAM cell is shown in Fig. 1. The 6T SRAM cell consist of six transistors, two pull up transistor (P0,P1), two pull down transistor (N0,N1) and two pass transistor (N2,N3).The gate of pass transistors is controlled by the word line inputs (wl). Whenever the word line is made high, the bl and blb are connected to the cell hence the cell can be read out or write in from the bit lines. The power measured in this state due to switching activity of the output is called dynamic power dissipation. When the word line is made low, there is no reading or writing operation performed by the cell, hence the cell will be in the hold state. The power measured in this state is called static or leakage power dissipation. For successful writing to be done in the cell there must be a write driver which monitor the presence of data and allows the data to be written into the cell [12]. This write driver is simple a AND gate whose inputs are write enable and data.

When reading is to be done the write enable of the write driver is switched off. It is very important that before reading is to begin the bl and blb are to be precharged to the certain level of voltage so that both the bitlines would have same voltage. This precharge is done




Fig. 1 Schematic diagram of 6T SRAM cell

by the precharge circuit [13]. After precharging, depending on the value stored at the output (q , qb) of the SRAM cell, the capacitor at one end discharges due to voltage difference between nodes of access transistor. Sense amplifier is a differential amplifier which senses the difference between the voltages in bl and blb and amplifies it. During reading bl and blb acts as output lines.

2.2 SRAM Cell Using GALEOR Technique

GALEOR technique uses two extra transistors inserted in series between pull up network and pull down network in a way that extra NMOS transistor is inserted between pull up network and the output terminal, extra PMOS transistor is inserted between pull down network and output terminal [14]. The extra transistors are connected in such a manner that transistors are always near the cutoff region. This causes increase in path resistance (according to Ohms law) from supply to ground, leading to significant reduction in power. However, GALEOR faces signal quality problems because one of the extra inserted transistors is always near the cutoff voltage. GALEOR falls under the self-controlled leakage technique because added extra transistors are biased internally. The schematic diagram of SRAM cell using GALEOR technique is shown in Fig. 2.

The transistors ($N4$, $N5$, $P2$, $P3$) are connected in such a manner that transistors are always near the cutoff region. In active mode, word line “ wlg ” is made high, allowing SRAM cell to perform write and read operation and power measured in this mode is dynamic power. In standby mode, word line “ wlg ” is made low, no read or write operation can be performed in the cell. The increase in resistance (due to more OFF transistors) causes reduction in the leakage current in this state. The power measured in this mode is static power. The inputs are “ blg ” and “ $blbg$ ” and outputs are “ qg ” and “ qbg ”.

2.3 SRAM Cell Using LECTOR Technique

LECTOR technique uses two additional extra transistors that are inserted in series between pull up network and pull down network in a way that extra PMOS transistor is inserted




Fig. 2 Schematic diagram of SRAM cell using GALEOR technique

between pull up network and the output terminal, extra NMOS transistor is inserted between pull down network and output terminal [14]. The extra transistors (one PMOS and one NMOS transistor) are connected in such a manner that transistors are always near the cutoff region. This causes increase in path resistance from supply to ground, leading to significant leakage reduction. However, LECTOR faces signal quality problems due to lack of good rise and fall time values. LECTOR falls under the self-controlled leakage technique because extra transistors are internally biased, not externally. The schematic diagram of SRAM cell using LECTOR technique is shown in Fig. 3.

The extra transistors (P2, P3, N4, N5) are connected in such a manner that they are always near the cutoff region. In active mode, the word line “wll” is made high allowing SRAM cell to perform write and read operation, the power measured in this mode is dynamic power. In standby mode, word line “wll” is made low, all transistors are in OFF state providing more resistance thereby reducing the leakage current. The power




Fig. 3 Schematic diagram of SRAM cell using LECTOR technique

measured in this mode is static power. The inputs are “bl1” and “blb1” and outputs are “ql” and “qbl”.

2.4 SRAM Cell Using MTCMOS Technique

Multi-threshold CMOS (MTCMOS) technique uses two high V_t sleep transistors, in which one PMOS high V_t transistor is inserted in series between supply voltage and pull up network and other NMOS high V_t transistor is inserted in series between pull down network and ground terminal. The remaining circuit is designed using standard V_t transistors. The circuit operates in two modes. In active mode, the two high V_t sleep transistors are turned ON so supply voltage and ground terminal is connected to the circuit to perform its operations. In standby mode, the two high V_t sleep transistors are turned OFF thereby cutting OFF the power supply from supply voltage (V_{dd}) to ground thereby reducing leakage power dissipation. The drawback of this technique is the circuit will lose data [15] when sleep transistors are in OFF state. The schematic diagram of SRAM cell using MTCMOS technique is shown in Fig. 4.

The sleep transistors (P2, N4) are controlled by the inputs “sm” and “sbm”. In active mode, word line (“wlm”) and “sbm” is made high, “sm” is made low. The sleep transistors (P2, N4) conduct allowing SRAM cell to perform write and read operation as power supply voltage and ground terminal is connected to SRAM cell. The power measured in this mode is dynamic power. In standby mode, word line (“wlm”) and “sbm” is made low, “sm” is made high making the sleep transistors (P2, N4) OFF, thereby cutting of the power supply from V_{dd} to ground reducing the leakage power. The cell in this case is in hold state and power measured in this state is static power. The inputs are “blm” and “blbm” and outputs are “qm” and “qbm”.




Fig. 4 Schematic diagram of SRAM cell using MTCMOS technique

2.5 SRAM Cell Using Drain Gating Technique

Drain gating uses two sleep transistors connected between pull up and pull down network in a way PMOS sleep transistor is connected between pull up network and the output, NMOS sleep transistor is connected between pull down network and the output, both of which are controlled externally [16]. The circuit operates in two modes. In active mode, the sleep transistors are ON so circuit operates as per its logic. In standby mode this technique reduces leakage current by turning OFF sleep transistors and causing stack effect. The schematic diagram of SRAM cell using drain gating technique is shown in Fig. 5.

The sleep transistors (P2, P3) are controlled by the input “sd” and (N4, N5) are controlled by the input “sbd”. In active mode, word line (“wld”) and “sbd” is made high, “sd” is made low, the sleep transistors (P2, P3, N4, N5) conduct allowing SRAM cell to perform write and read operation and power measured in this mode is dynamic power. In standby mode, word line (“wld”) and “sbd” is made low, “sd” is made high, the sleep transistors (P2, P3, N4, N5) are in OFF state. This causes stack effect in the circuit that is source voltage of the upper transistor will be a little higher than the source voltage of the lower transistors in the stack. Hence V_{gs} and V_{bs} of the upper transistor is negative resulting in increase in threshold voltage thereby reducing the leakage current. The cell in this case is in hold state and power measured in this state is static power. The inputs are “bld” and “blbd” and outputs are “qd” and “qbd”.

2.6 SRAM Cell Using Sleepy Keeper Approach

This approach uses two sleep transistors and two helper transistors (one PMOS and one NMOS) in both cases. The helper transistors is connected in parallel with sleep transistors. The sleep transistors are controlled externally by control signals and helper transistors are driven by output directly [17]. The circuit operates in two modes. In active mode sleep transistors are turned ON providing supply voltage and ground terminal to the circuit to perform its operation. In standby mode sleep transistors are turned OFF thereby cutting OFF the power supply from supply voltage (Vdd) to ground thereby reducing the leakage




Fig. 5 Schematic diagram of SRAM cell using drain gating technique

power dissipation. The schematic diagram of SRAM cell using sleepy keeper approach is shown in Fig. 6.

The sleep transistors (P2, N5) are controlled by the inputs “sk” and “sbk”. In active mode, word line (“wlk”) and “sbk” is made high, “sk” is made low, the sleep transistors (N5, P2) conducts allowing SRAM cell to perform write and read operation by connecting power supply and ground terminal to it. The power measured in this mode is dynamic power. In standby mode, word line (“wlk”) and “sbk” is made low, “sk” is made high, the sleep transistors (N5, P2) are turned OFF and hence reduces the leakage current by cutting off the power supply from supply voltage (Vdd) to ground thereby reducing the leakage power dissipation. In this mode one of the helper transistor (N4 or P3) keeps connection with appropriate power rail, thus retaining the previous logic state. The cell in the above case is in hold state and power measured in this state is static power. The inputs are “blk” and “blbk” and outputs are “qk” and “qbk”.

2.7 SRAM Cell Using LCNT Technique

Leakage control NMOS transistor (LCNT) approach uses two extra NMOS transistors named LCT transistors connected between pull down network and output terminal. The gate terminal of the extra LCT transistors are connected to the output. When LCT transistors are ON they provide good conducting path. When LCT transistors are OFF, they provide high resistance hence reduces the leakage current that flows in the circuit. The schematic diagram of SRAM cell using LCNT technique is shown in Fig. 7.

The SRAM cell operates in two modes. In active mode, the word line “wlc” is made high, allowing SRAM cell to perform write and read operation and power measured in this case is dynamic power. In standby mode, the word line “wlc” is made low, the SRAM cell is in hold state so all transistors including LCT transistors are OFF, providing high resistance path from pull up network to pull down network thereby reducing the leakage current and thus reducing the leakage power. The power measured in this state is static power. The inputs are “blc” and “blbc” and outputs are “qc” and “qbc”.




Fig. 6 Schematic diagram of SRAM cell using sleepy keeper approach




Fig. 7 Schematic diagram of SRAM cell using LCNT technique

2.8 SRAM Cell Using DTMOS Technique

A dynamic threshold MOS (DTMOS) technique allows body and gate terminals tied together so body voltage varies with the gate voltage. The main advantage of DTMOS is that it can dynamically tune the threshold voltage of the transistors. In active mode high ON current is provided by lowering the threshold voltage caused by forward biasing the transistor. In standby mode low OFF current is provided by making the threshold voltage higher caused by reverse biasing the transistor. The schematic diagram of SRAM cell using DTMOS technique is shown in Fig. 8.

In active mode, the word line “wlt” is made high, inputs are provided causing decrease in depletion width thereby providing high ON current by reducing the threshold voltage necessary to form inversion layer in the transistor. The power measured in this mode is dynamic power. In standby mode, the word line “wlt” is made low, inputs are not provided to the transistors making it reverse biased causing increase in depletion




Fig. 8 Schematic diagram of SRAM cell using DTMOS technique

width which in turn increases the threshold voltage necessary to form the inversion layer thereby providing low OFF current (leakage current). The cell in the above case is in hold state and power measured in this state is static power. The inputs are “blt” and “blbt” and outputs are “qt” and “qbt”.

2.9 SRAM Cell Using Trimode MTCMOS Ground Gated Technique

Trimode MTCMOS as name specifies performs operation in three modes, standby or hold mode, park mode and active mode. Trimode MTCMOS ground gated uses two extra high V_t sleep transistors one PMOS (parker), one NMOS (footer) both of which are connected in parallel between pull down network and ground terminal which are controlled externally [18]. The remaining circuit is implemented using low V_t transistors. In standby mode the sleep transistors are cut off to place the circuit with low-leakage. In park mode, parker transistor is activated and virtual ground line voltage will be the threshold voltage of parker transistor. In active mode footer is turned on to discharge the virtual ground line to zero voltage. The schematic diagram of SRAM cell using TRIMODE MTCMOS ground gated technique is shown in Fig. 9.

The sleep transistors are controlled by the inputs “stg” and “stg1”. In standby mode word line (“wltg”) and “stg” is made low, “stg1” is made high. The footer (N4) and parker (P2) transistors are in OFF state, cutting off the ground terminal to the SRAM cell. The cell in this mode is in hold state and power measured in this state is static power. In park mode word line “wltg” is made high, “stg1” and “stg” is made low. The footer (N4) is in OFF state and parker (P2) transistor is in ON state, the virtual ground line voltage is equal to the threshold voltage of parker transistor ($V_{ss} + V_t$) allowing SRAM cell to perform its operations. In active mode, word line (“wltg”), “stg” and “stg1” is made high so footer transistor (N4) conduct. In this mode the virtual ground line is discharged to zero volts and full supply voltage is provided, allowing SRAM cell to perform write and read operation efficiently than in park mode. The power measured in this mode is dynamic power. The inputs were “bltg” and “blbtg” and outputs were “qtg” and “qbtg”.




Fig. 9 Schematic diagram of SRAM cell using TRIMODE MTCMOS ground gated technique

2.10 SRAM Cell Using VCLEARIT Technique

VLSI CMOS Leakage reduction technique (VCLEARIT) uses three extra transistors (two PMOS and one NMOS) which are controlled externally. In two PMOS one is connected in parallel to pull up network, other in series between pull up and pull down network and NMOS is connected in parallel to pull down network [19]. The technique operates in two modes, in active mode the transistor (PMOS) connected between pull up and pull down network is turned ON and transistors (PMOS and NMOS) connected in parallel to pull up and pull down network are turned OFF so actual operation is performed by the circuit. In standby mode PMOS transistor connected between pull up and pull down network is turned OFF and transistors (PMOS and NMOS) connected in parallel to pull up and pull down network are turned ON so pull up and pull down network have same potential in both terminals, reducing leakage current. The schematic diagram of SRAM cell using VCLEARIT technique is shown in Fig. 10.

The sleep transistors are controlled by the inputs “sv”, “sbv”. In active mode the word line “wlv” and “sbv” is made high, “sv” is made low. This condition causes the transistors (P1, P3, N4, N5) to be OFF and transistors (P4, P5) to be ON thereby allowing SRAM cell to perform read and write operations. The power measured in this mode is dynamic power. In standby mode “wlv” and “sbv” is made low, “sv” is made high. This condition causes the transistors (P1, P3, N4, N5) to be ON and transistors (P4, P5) to be OFF. In this case the pull up network is connected between two points having potential V_{dd} and pull down network is connected between two terminal having same ground potential thereby reducing leakage current flowing in the circuit. The power measured in this state is static power. The cell in this case is in hold state and power measured in this case is static power. The inputs were “blv” and “blbv” and outputs were “qv” and “qbv”.

2.11 SRAM Cell Using Trimode MTCMOS Power Gated Technique

Trimode MTCMOS as name indicates performs operation in three modes, standby or hold mode, park mode and active mode. Trimode MTCMOS power gated uses two extra




Fig. 10 Schematic diagram of SRAM using VCLEARIT technique

high V_t sleep transistors one PMOS (header), one NMOS (parker) connected in parallel between pull up network and supply voltage and controlled externally. The remaining circuit is implemented using low V_t transistors. In standby mode the sleep transistors are cut off to place the circuit with low-leakage. The virtual power line is maintained at zero potential. In park mode, park transistor is activated and virtual power line is charged to voltage $V_{dd} - V_t$ where V_t is threshold voltage of parker transistor. In active mode header is turned on to charge the virtual power line to supply voltage level. The schematic diagram of SRAM cell using TRIMODE MTCMOS power gated technique is shown in Fig. 11.

The sleep transistors are controlled by the inputs “stp” and “stp1”. In standby mode word line (“wltp”) and “stp1” is made low, “stp” is made high. The header (P2) and parker (N4) transistors are in OFF state, cutting off the power supply to the SRAM cell. The cell in this mode is in hold state and power measured in this state is static power. In park mode word line “wltp”, “stg1” and “stg” is made high. The header (P2) is in OFF state and parker (N4) transistors is in ON state, the virtual power line will be at the potential $V_{dd} - V_t$ allowing SRAM cell to perform its operations. In active mode, word line “wltp” is made high, “stp” and “stp1” is made low so header transistor (P2) conduct. In this mode the virtual power line is charged to supply voltage value, allowing SRAM cell to perform write and read operation efficiently than in park mode. The power measured in this mode is dynamic power. The inputs were “bltg” and “blbtg” and outputs were “qtg” and “qbtg”.

3 Design of SRAM cell Using Hybrid Techniques

The conventional techniques described in previous section have disadvantages such signal quality problem and no suitable decrease in power dissipation. To overcome those disadvantages hybrid techniques were designed.

3.1 SRAM Cell Using Sleepy Keeper and Drain Gating Techniques

On analysis of different low techniques to reduce static power, sleepy keeper and drain gating provides better result. Combining these two techniques uses extra eight transistors




Fig. 11 Schematic diagram of SRAM cell using TRIMODE MTCMOS power gated technique

in addition to the six transistors of SRAM cell. The six extra transistors were controlled externally by control signals and two helper transistors were driven by output to avoid data retention problem. The schematic diagram of SRAM cell using sleepy keeper and drain gating techniques is shown in Fig. 12.

The sleep transistors are controlled by the inputs “skd” and “sbkd”. The designed SRAM cell operates in two modes. In active mode the word line (“wlkd”) and “sbkd” is made high, “skd” is made low. The transistors connected between pull up network and pull down network (P2, P3, N4, N5), transistor connected between pull up network and supply voltage (P4), transistor connected between pull down network and ground terminal (N7) are turned to ON state. This condition causes the SRAM cell to perform write and read operation efficiently. In standby mode the word line (“wlkd”) and “sbkd” is made low, “skd” is made high. The transistors connected between pull up network and pull down network (P2, P3, N4, N5) is turned OFF causing stack effect inside the SRAM cell, transistor connected between pull up network and supply voltage (P4), transistor connected between pull down network and ground terminal (N7) are turned OFF cutting off supply voltage and ground terminal to SRAM cell. These conditions causes reduction in the leakage current flowing in the circuit and thus reduces static power dissipation. In this mode one of the helper transistor (N6 or P5) keeps connection with appropriate power rail, thus retaining the previous logic state. The inputs are “blkd” and “blbkd” and outputs are “qkd” and “qbkd”. The main drawback of this technique is much increase in area.

3.2 SRAM Cell Using Drain Gating Technique and Helper Transistors

This technique uses extra eight transistors in addition to the six transistors of SRAM cell all of which were controlled externally by control signals. Out of eight, four sleepy transistors are connected between pull up and pull down network. Four helper transistors (2 PMOS, 2 NMOS) in which NMOS transistors are connected in parallel to pull up network and PMOS transistors are connected in parallel to pull down network. This type of connection has the advantage that the effective potential difference between the two power rails




Fig. 12 Schematic diagram of SRAM cell using sleepy keeper and drain gating techniques

is reduced. The schematic diagram of SRAM cell using drain gating technique and helper transistors is shown in Fig. 13.

The sleep transistors and helper transistors are controlled by “sdh” and “sbdh”. The SRAM cell operates in two modes. In active mode, word line (“wdh”) and “sbdh” are made high, “sdh” is made low. This condition causes helper transistors (N6, N7, P4, P5) to be turned OFF and sleepy transistors (P2, P3, N4, N5) to be turned ON allowing the SRAM cell to perform read and write operation. In standby mode, word line (“wdh”) and “sbdh” are made low, “sdh” is made high. This condition causes helper transistors (N6, N7, P4, P5) to be turned ON and sleepy transistors (P2, P3, N4, N5) to be turned OFF. As the sleep transistors are turned OFF it causes stack effect inside SRAM cell thereby reducing the leakage current inside the cell. At the same case, the helper transistors are turned ON. Due to this condition, pull up network is now connected between V_{dd} and V_{dd} – V_{th} similarly pull down network gets connected between ground and virtual ground V_{ss} + V_{th} hence, almost no leakage current will flow in pull up and pull down network [19]. The inputs are “bldh” and “blbdh” and outputs are “qdh” and “qbdh”. The main drawback of this technique is much increase in area.

3.3 SRAM Cell Using USVL and Trimode MTCMOS Ground Gated Techniques

In case of one conventional technique, SRAM cell designed with TRIMODE MTCMOS ground gated has a disadvantage, full supply voltage is applied to the circuit in all modes of operation. So to overcome it the upper self controllable voltage level (USVL) technique is inserted between pull up network and supply voltage to reduce gate leakage current [20] in pull up network along with trimode MTCMOS ground gated inserted between pull down network and ground terminal. The circuit designed operates in three modes in which park mode is not taken into account. The schematic diagram of SRAM cell using USVL and TRIMODE MTCMOS ground gated is shown in Fig. 14.

The SRAM cell operates in two modes. In active mode word line (“wlug”), “stg” and “stg1” is made high, “su” and “sbu” is made low. This causes transistors (P3, N4) to be ON and transistors (P2, N5) to be OFF. USVL allows full supply voltage applied to the




Fig. 13 Schematic diagram of SRAM cell using drain gating technique and helper transistors




Fig. 14 Schematic diagram of SRAM cell using USVL and Trimode MTCMOS ground gate

SRAM cell and in trimode MTCMOS ground gated, the footer NMOS transistor (N4) is turned ON and parker PMOS transistor (P2) is turned OFF, this causes virtual ground line to be discharged to zero volts and thereby allowing SRAM cell to perform read and write operation efficiently. The power measured in this mode is dynamic power. In standby mode (“wlug”) and “stg” is made low, “su”, “stg1” and “sbu” is made high. This causes transistors (P3, N4, P2) to be OFF and transistor (N5) to be ON. USVL allows voltage of V_d ($V_{dd} - V_t$) to be applied to SRAM cell causing decrease in drain voltage of transistors in SRAM cell, reducing gate leakage current and thereby reducing static power dissipation in pull up network [21]. In pull down network the footer NMOS (N4) as well parker PMOS (P2) of trimode MTCMOS ground gated are turned OFF causing ground connection to be cut off from SRAM cell thereby reducing the leakage power. The power measured in this mode is static power. The inputs are “blug” and “blbug” and outputs are “qug” and “qbug”.

3.4 SRAM Cell Using LSVL and Trimode MTCMOS Power Gated

In case of one conventional technique, SRAM cell designed with TRIMODE MTCMOS power gated has a disadvantage, ground terminal is always connected to the circuit in all modes of operation. So to overcome it the lower self controllable voltage level (LSVL) technique is inserted between pull down network and ground terminal to reduce gate leakage current in pull down network along with trimode MTCMOS power gated inserted between pulup network and supply voltage. The SRAM designed operates in three modes in which park mode is not taken into account. The schematic diagram of SRAM cell using LSVL and TRIMODE MTCMOS power gated is shown in Fig. 15.

The SRAM cell operates in two modes. In active mode word line (“wlp”), “sl” and “slb” is made high, “stp” and “stp1” is made low. This causes transistors (P2, N5) to be ON and transistors (P4, N4) to be OFF. LSVL allows ground terminal to be connected to the SRAM cell and in trimode MTCMOS power gated, the header PMOS transistor (P2)




Fig. 15 Schematic diagram of SRAM cell using LSVL and trimode MTCMOS power gated

is turned ON and parker NMOS transistor (N4) is turned OFF, this causes virtual power line to be voltage to be equal to V_{dd} and thereby allowing SRAM cell to perform read and write operation efficiently. The power measured in this mode is dynamic power. In standby mode (“wllg”), “slb”, “stp1” and “sl” is made low, “stp” is made high. This causes transistors (N5, P2, N4) to be OFF and transistor (P4) to be ON. LSVL causes increase in virtual ground voltage, results in decrease in gate source and gate drain voltages of transistors which is in OFF state and gate drain voltage of transistors which is in ON state in SRAM cell [21], reducing gate leakage current and thereby reducing static power dissipation in pull down network. In pull up network the header PMOS (P2) as well parker NMOS (N4) of trimode MTCMOS power gated are turned OFF cutting off the power connection to SRAM cell thereby reducing the leakage power. The power measured in this mode is static power. The inputs are “blbp” and “bblbp” and outputs are “qlp” and “qblp”.

4 Design of Proposed SRAM Cell

Proposed SRAM cell was designed by combining TRIMODE MTCMOS power and ground gated techniques. The proposed SRAM cell consist of ten transistors in which four are high V_t transistors and six are low V_t transistors. High V_t transistors are slow, but have a low subthreshold leakage current and low V_t transistors are fast, but have a high subthreshold leakage current. The SRAM cell is implemented using low V_t transistors to perform fast operation and sleepy transistors were implemented using high V_t transistors to have low subthreshold leakage current. The proposed SRAM cell operates in three modes, active, park and standby mode. The schematic diagram of proposed SRAM cell using TRI-MODE MTCMOS power and ground gated is shown in Fig. 16.




Fig. 16 Schematic diagram of proposed SRAM cell

The sleepy transistors are controlled externally by “spg”, “spg1”, “spg2” and “spg3”. The proposed SRAM cell operates in three modes. In active mode the word line (“wlp”), “spg2” and “spg3” are made high, “spg” and “spg1” are made low. This causes header (P2) and footer (N5) transistors to be turned ON and parker transistors (P3, N4) are turned OFF allowing virtual power line voltage to be equal to supply voltage and virtual ground line voltage to be at zero volts. In this case SRAM cell performs its operations efficiently. The power measured in this mode is dynamic power. In standby mode, the word line (“wlp”), “spg1” and “spg2” are made low, “spg” and “spg3” are made high. This causes header (P2), footer (N5) and parker transistors (N4, P3) to be turned OFF, cutting off power supply and ground terminal from SRAM cell thereby reducing the leakage power. The power measured in this mode is static power. In park mode, the word line (“wlp”), “spg” and “spg1” are made high, “spg2” and “spg3” are made low. This causes header (P2) and footer (N5) transistors are turned OFF and parker transistors (N4, P3) are turned ON, virtual power line will be at voltage $V_{dd} - V_t$ and virtual ground line will be at voltage $V_{ss} + V_t$, so it helps in retaining the previous data stored in active mode and avoids data retention problem. The inputs are “blpg” and “blpg” and outputs are “qp” and “qbg”. The proposed design provides less static power and delay with less increase in area.

5 Simulation Results and Graphical Analysis

5.1 Simulation Results

The SRAM cells are designed using SYNOPSIS (Custom designer) tool in 30 nm technology. The parameters measured are static and dynamic power, delay, rise and fall time, slew rate. The parameters power delay product, energy, energy delay product were calculated from measured values. Static noise margin [22] is calculated from the butterfly curves which are obtained by voltage transfer characteristics of any one

inverter in the SRAM cell. The length of side of largest square that can fit into lobes of butterfly curves gives the SNM value [23]. The area in each design is calculated by having no of transistors count.

Tables 1, 2, 3 and 4 indicates analysis of design metrics for different voltages which indicates the following results. In case of lower supply voltage value, LECTOR, GALEOR techniques does not have good rise and fall time (one of the extra inserted transistors are always in cutoff state). Techniques such as sleepy keeper and drain gating dissipates less static power due to stack effect in first case and due to cutting of power rails in second case [24]. Techniques such as TRIMODE MTCMOS power and ground gated provides very less delay due to use of different threshold voltage transistors. Techniques such as DTMOS, VCLEARIT dissipates large amount of dynamic power which is due to control of substrate voltage by gate terminal in first case and due more transistors ON (more switching activity) in second case. Table 5 specifies static noise margin analysis and no of transistors count of SRAM cell using different techniques. The results in table indicates the followings, SRAM designed using DTMOS technique does not have better stability due to variation of substrate voltage with the gate terminal. SRAM designed using TRIMODE MTCMOS power and ground gated techniques have better stability due to three modes of operations which reduces noise margin values. The SRAM cell designed using VCLEARIT consumes large area due to use of more transistors.

5.2 Simulation Result

Figure 17 shows the simulation result of proposed SRAM cell. The waveforms in the figure indicate that word line (wlpg) is asserted to one to perform read and write operation. The inputs are "blpg" and "blbpg" and outputs are "qpg" and "qbpq".

5.3 Layout

The layout of proposed SRAM cell is shown in Fig. 18. The layout of proposed SRAM cell is generated. Although it causes some extra area overhead due to use of sleepy transistors, but it is least concern in nanometer regime.

5.4 Graphical Representation of Different Parameters for SRAM Cell Using Hybrid Techniques

Figures 19 and 20 shows static and dynamic power dissipation of SRAM cell designed using hybrid techniques. Figure 19 shows that static power dissipation of SRAM cell designed using sleepy keeper and drain gating techniques is lower than other hybrid techniques.

Figures 21 and 22 shows delay and slew rate analysis of SRAM cell designed using hybrid techniques. Figure 21 shows that incase of different hybrid techniques, SRAM cell designed using sleepy keeper and drain gating approaches has greater delay.

Figures 23 and 24 shows fall time and rise time analysis of SRAM cell using hybrid techniques. These figures indicate that hybrid techniques maintain correct logic levels at different supply voltages.

Table 1 Design metrics comparison of SRAM cell using different techniques for input voltage 0.6 V

Various parameters	Different techniques (Input voltage = 0.6 V)										
	Conventional	MTCMOS	LECTOR	GALEOR	Sleepy keeper	Drain gating	LCNT	VCLEARIT	DTMOS	TRMTPG	TRMTGT
Static power dissipation (W)	11.3n	1.2n	6.84n	5.12n	404p	458p	7.75n	60.7n	29.5n	1.24n	1.26n
Delay (ps)	62.7	70.5	98.8	99.7	74.9	110	60.1	83.1	73.2	68	49.7
Dynamic power dissipation (W)	29n	29.8n	30.8n	23.6n	35.9n	49.4n	35.4n	61.2n	1.4u	30.3n	29.3n
Slew rate (Hz)	15.2G	6.11G	2.4G	259 M	7.9G	5.3G	6.9G	6.1G	8.1G	6.05G	16.8G
Energy dissipation (J)	22.6n	2.4n	12.9n	10.2n	808p	916p	15.5n	121.4n	59n	2.48n	2.52n
Fall time (ps)	173	64.4	–	–	980	163	886	215	985	56.8	64
Rise time (ps)	35.8	83.7	–	–	70.7	100	54	84.6	72.7	85.7	29.7
Power delay product (J)	708.5×10^{-21}	84.6×10^{-21}	676.4×10^{-21}	588.8×10^{-21}	3025.9×10^{-24}	5633.1×10^{-24}	465.7×10^{-21}	5044.1×10^{-21}	2159.4×10^{-21}	84.32×10^{-21}	62.62×10^{-21}
Energy delay product (Js)	1417.2×10^{-21}	169.2×10^{-21}	1280.4×10^{-21}	1126.4×10^{-21}	6051.9×10^{-21}	1126.8×10^{-24}	931.5×10^{-21}	1008.8×10^{-21}	4318×10^{-21}	168.64×10^{-21}	125.2×10^{-21}

Table 2 Design metrics comparison of SRAM cell using different techniques for input voltage 0.8 V

Various parameters	Different techniques (Input voltage = 0.8 V)										
	Conventional	MTCMOS	LECTOR	GALEOR	Sleepy keeper	Drain gating	LCNT	VCLEARIT	DTMOS	TRMTPG	TRMTGT
Static power dissipation (W)	223n	2.03n	126n	79.4n	1.07n	992p	145n	94.5n	333n	2.15n	2.16n
Delay (ps)	33.1	32.8	58.8	39.9	39.2	53.9	36.1	45.2	48.7	33.9	29.6
Dynamic power dissipation (W)	42.5n	59n	53n	42.8n	56n	80n	59.5n	105n	10.1u	60.2n	61.9n
Slew rate (Hz)	24.4G	18.5G	9.21G	463 M	21.1G	25.6G	17.2G	20.6G	12G	19.3G	23.9G
Energy dissipation (J)	446n	4.06n	252n	158.8n	2.14n	1984p	290n	189n	666n	4.3n	4.32n
Fall time (ps)	52.9	41.6	57.5	831	43.4	44.4	511	56.7	86.4	35.9	35.6
Rise time (ps)	26.7	34.8	-	-	31.2	26.2	30.3	32.1	48.1	33.8	27.2
Power delay product (J)	7381.3×10^{-21}	66.58×10^{-21}	7408.8×10^{-21}	3168.1×10^{-21}	41.94×10^{-21}	5346.8×10^{-24}	5234.5×10^{-21}	4271.4×10^{-21}	1621.7×10^{-21}	72.88×10^{-21}	63.93×10^{-21}
Energy delay product (Js)	1476.2×10^{-21}	133.1×10^{-21}	1481.7×10^{-21}	6336.1×10^{-21}	83.88×10^{-21}	1069.3×10^{-24}	1046.9×10^{-21}	8505×10^{-21}	3243.4×10^{-21}	145.7×10^{-21}	127.8×10^{-21}

Table 3 Design metrics comparison of SRAM cell using different techniques for input voltage 1 V

Various parameters	Different techniques (Input voltage = 1 V)										
	Conventional	MTCMOS	LECTOR	GALEOR	Sleepy keeper	Drain gating	LCNT	VCLEARIT	DTMOS	TRMTPG	TRMTGT
Static power dissipation (W)	1.94u	3.09n	1.15u	576n	1.58n	1.84n	1.31u	204n	3.99u	3.36n	3.34n
Delay (ps)	23.6	24.5	34.3	14.2	23.5	36.1	22.5	30.8	30.2	25.3	20.8
Dynamic power dissipation (W)	98.9n	152n	92.2n	70.8n	98.4n	132n	97.8n	201n	32.2u	164n	169n
Slew rate (Hz)	34.5G	26.6G	1.2G	736 M	29.7G	36.6G	23.3G	25.7G	7.56G	24.8G	28.7G
Energy dissipation (J)	3.8u	6.18n	2.3u	115n	3.16n	3.68n	2.62u	408n	7.98u	6.72n	6.68n
Fall time (ps)	37.3	35.9	41.3	708	39.5	29.8	261	44.1	55.1	32	37.3
Rise time (ps)	23.4	30.1	536	709	27.1	22.2	28.7	31.5	48.8	32.8	27.8
Power delay product (J)	45.7×10^{-18}	75.7×10^{-21}	39.44×10^{-18}	8179.2×10^{-21}	37.13×10^{-21}	66.42×10^{-21}	29.47×10^{-18}	6283.2×10^{-21}	120.4×10^{-18}	85.2×10^{-21}	69.47×10^{-21}
Energy delay product (Js)	91.56×10^{-18}	151.4×10^{-21}	78.89×10^{-18}	1635.8×10^{-21}	74.26×10^{-21}	132.8×10^{-21}	58.95×10^{-18}	1256.6×10^{-21}	240.9×10^{-18}	170.1×10^{-21}	138.9×10^{-21}

Table 4 Design metrics comparison of SRAM cell using different techniques for input voltage 1.2 V

Various parameters	Different techniques (Input voltage = 1.2 V)										
	Conventional	MTCMOS	LECTOR	GALEOR	Sleepy keeper	Drain gating	LCNT	VCLEARIT	DTMOS	TRMTPG	TRMTGT
Static power dissipation (W)	6.91u	4.44n	3.95u	1.85u	3.13n	3.04n	4.59u	582n	96.5u	4.91n	4.86n
Delay (ps)	19.1	20.6	25.5	8.8	19.1	25.1	15.3	24.9	27.4	23.5	15.7
Dynamic power dissipation (W)	282n	372n	180n	125n	225n	235n	201n	469n	132u	416n	449n
Slew rate (Hz)	41.9G	24.4G	3.63G	2.68G	33.9G	40.7G	30.5G	33G	340 M	34.7G	31.1G
Energy dissipation (J)	13.8u	8.88n	7.9u	3.7u	6.25n	6.08n	9.18u	1164n	193u	9.82n	9.72n
Fall time (ps)	34.4	35.9	38.4	470	32.9	28.4	162	41.7	59.3	30.6	36
Rise time (ps)	23.2	39.2	208	238	28.4	24	27	30.1	71.5	28	30.8
Power delay product (J)	131.9×10^{-18}	91.46×10^{-21}	100.7×10^{-18}	16.28×10^{-18}	59.78×10^{-21}	76.31×10^{-21}	70.22×10^{-18}	1449.1×10^{-21}	2644.1×10^{-18}	115.38×10^{-21}	76.31×10^{-21}
Energy delay product (Js)	263.9×10^{-15}	182.9×10^{-21}	186.2×10^{-18}	32.56×10^{-18}	119.5×10^{-21}	152.6×10^{-21}	140.45×10^{-18}	2898.3×10^{-21}	5288.2×10^{-18}	230.7×10^{-21}	152.6×10^{-21}

Table 5 SNM analysis and no of transistor count of SRAM cell using different techniques

Different techniques	SNM value in volts	No. of transistors
Conventional	1.5	6
MTCMOS	0.8	8
LECTOR	1.4	10
GALEOR	1.2	10
Sleepy keeper	0.9	10
Drain gating	1.2	10
LCNT	1.1	10
VCLEARIT	1	12
DTMOS	0.2	6
TRMTPG	1.1	8
TRMTGT	1	8
Sleepy keeper and drain gating	1.1	14
Drain gating and helper transistors	1.3	14
Trimode MTCMOS (Power and ground gated)	1.4	10
USVL and trimode MTCMOS ground gated	1.1	11
LSVL and trimode MTCMOS power gated	1	11




Fig. 17 Simulation result of proposed SRAM cell

Figures 25, 26 and 27 shows power delay product, energy dissipation and energy delay product of SRAM cell using hybrid techniques. These figures indicate using hybrid techniques the parameter values which are considered get decreased compared to conventional technique.




Fig. 18 Layout of proposed SRAM cell




Fig. 19 Static power dissipation of SRAM cell using hybrid techniques




Fig. 20 Dynamic power dissipation of SRAM cell using hybrid techniques




Fig. 21 Delay analysis of SRAM cell using hybrid techniques

6 Conclusion

The SRAM cells designed using hybrid techniques provides better reduction in most of the parameters which are taken into account compared to conventional techniques. In all the techniques power and delay has been reduced considerably. But the area is increased because of use of extra sleep transistors. Although power has been reduced in all techniques compared to conventional, combining TRIMODE MTCMOS power and ground gated shows best result in terms of power, delay and area. The proposed SRAM cell was designed using SYNOPSIS tool in 30 nm technology. Combining TRIMODE




Fig. 22 Slew rate of SRAM cell using hybrid techniques




Fig. 23 Rise time of SRAM cell using hybrid techniques

MTCMOS power and ground gated technique when applied to SRAM cell reduces the dynamic power dissipation, delay, static power, power delay product, energy, energy delay product by 22%, 12%, 91%, 86%, 90% and 85% compared to conventional technique. In modern day processor power dissipation plays a major role because of the miniaturization of chip design. So this hybrid technique of combining power and ground gated TRIMODE MTCMOS technique can be used in future where considerable




Fig. 24 Fall time of SRAM cell using hybrid techniques




Fig. 25 Power delay product of SRAM cell using hybrid techniques

reduction of parameters such as power dissipation, delay and area are needed. In case of RAM, cost and size of DRAM cells are less compared to SRAM cells and power is only disadvantage of DRAM so these power optimized cell can be used to replace DRAM cell. The proposed SRAM cell can be used to design array structure which replaces in the area of suitable low power applications.




Fig. 26 Energy dissipation of SRAM cell using hybrid techniques




Fig. 27 Energy delay product of SRAM cell using hybrid techniques

References

- Singh, S., & Akashe, S. (2017). Low power consuming 1 KB (32 3 32) memory array using compact 7T SRAM cell. *Wireless Personal Communications*, 96, 1099–1109.
- Nayak, D., & Mahapatra, K. (2017). Current starving the SRAM cell: A strategy to improve cell stability and power. *Circuits Syst Signal Process*, 36, 3047–3070.
- Upadhyay, P., & Kar, R. (2015). A design of low swing and multithreshold voltage based low power 12T SRAM cell. *Integration the VLSI Journal*, 45, 108–121.
- Akashe, S., & Sharma, S. (2013). Leakage current reduction technique for 7T SRAM cell in 45 nm technology. *Wireless Personal Communications*, 71, 123–136.
- Islam, A., & Hasan, M. (2012). Leakage characterization of 10T SRAM cell. *IEEE Transactions on Electron Device*, 59, 631–638.
- Pasendiand, G., & Fakharaie, S. M. (2014). An 8T low voltage and low leakage half selection disturb free SRAM using Bulk-CMOS and FINFET. *IEEE Transactions on Electron Devices*, 61, 2357–2363.
- Lorenzo, R., & Chaudhury, S. (2017). A novel SRAM cell design with a body-bias controller circuit for low leakage, high speed and improved stability. *Wireless Personal Communications*, 94, 3513–3529.

8. Kim, J., & Mazumder, P. (2017). A robust 12T SRAM cell with improved write margin for ultra-low power applications in 40 nm CMOS. *Integration the VLSI Journal*, 57, 1–10.
9. Kim, J., & Chang, J. (2015). Supply voltage decision methodology to minimize standby power under radiation environment. *IEEE Transactions on Nuclear Science*, 62, 1349–1356.
10. Kursan, V., & Zhu, H. (2014). Novel low leakage and high speed triple threshold voltage buffer with skewed inputs and outputs. *IEEE Transactions on Circuits and Systems*, 61, 2013–2021.
11. Lorenzo, R., & Chaudhury, S. (2017). Dynamic threshold sleep transistor technique for high speed and low leakage in CMOS circuits. *Circuits System and Signal Processing*, 36, 2654–2671.
12. Prasad, G., & Anand, A. (2015). Statistical analysis of low-power SRAM cell structure. *Analog Integrated Circuits and Signal Processing*, 82, 349–358.
13. Chen, Y. G., Shi, Y., & Geng, H. (2014). Multibit retention register for power gated design. *IEEE Transactions on Computer Aided Design*, 33, 507–518.
14. Lorenzo, R., & Chaudhury, S. (2017). A novel 9T SRAM architecture for low leakage and high performance. *Analog Integrated Circuits and Signal Processing*, 92, 315–325.
15. Jiao, H., & Kursun, V. (2016). Variability-aware 7T SRAM circuit with low leakage high data stability SLEEP mode. *Integration the VLSI Journal*, 53, 68–79.
16. Nakhate, S., & Yadav, A. S. (2015). Low standby leakage 12T SRAM cell characterization. *International Journal of Electronics*, 103, 1446–1459.
17. Lorenzo, R., & Chaudhury, S. (2016). Review of circuit level leakage minimization techniques in CMOS VLSI circuits. *IETE Technical Review*, 34, 165–187.
18. Tiwari, N., & Atre, P. (2017). Highly robust asymmetrical 9T SRAM with trimode MTCMOS technique. *Microsystem Technologies*, 10, 1007–1015.
19. Lorenzo, R., & Chaudhury, S. (2017). LCNT- an approach to reduce leakage power in CMOS integrated circuits. *Microsystem Technologies*, 23, 4245–4253.
20. Peri, S., & Lanuzza, M. (2014). Gate level body biasing technique for high speed sub-threshold CMOS logic gates. *International Journal Circuit Theory Applications*, 42, 65–70.
21. Torrens, G., & Alorda, B. (2014). Adaptive static and dynamic noise margin improvement in minimum sized 6T SRAM cells. *Microelectronics Reliability*, 11, 2613–2620.
22. Zhang, L., & Mao, L. (2012). Integrated SRAM compiler with clamping diode to reduce leakage and dynamic power in nano-CMOS process. *Micro & Nano Letters*, 7, 171–173.
23. Jiao, H., & Kursun, V. (2010). Trimode operation for noise reduction and data preservation in low leakage multi threshold CMOS circuits. In *18th International Conference on Very Large Scale Integration (VLSISOC), Madrid, Spain* (pp. 258–290). https://doi.org/10.1007/978-3-642-28566-0_1.
24. Moghaddam, M., & Timarchi, S. (2016). An ultra low power 9T SRAM cell based on threshold voltage techniques. *Circuits, Systems and Signal Processing*, 35, 1437–1455.

Publisher's Note Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.



K. Gavaskar is Assistant Professor in Electronics and Communication Engineering Department, Kongu Engineering College, Erode. He obtained his B.E. degree in Electronics and Communication Engineering from Sri Ramakrishna Institute of Technology, CBE, in 2011, M.E. (VLSI Design) from Bannari Amman Institute of Technology. Currently he is pursuing his Doctoral degree in the area of VLSI Design in Anna University, Chennai, Tamilnadu, India.



U. S. Ragupathy is Professor and Head in the Department of Electronics and Instrumentation Engineering, Kongu Engineering College, Perundurai, Tamilnadu, India. He obtained his B.E. (Electrical) degree from K.S. Rangasamy College of Technology, Tiruchengode, M.E. (Applied Electronics) from Kongu Engineering College, Perundurai and completed Ph.D. degree at Anna University, Chennai, India. He is a recipient of research award from University Grants Commission and best professor award from ASDF Global Awards by Techno Forum Group, Pondicherry. He has published more than 45 papers in Conference and Journals. His area of interest includes Power Quality, VLSI Design, High Voltage Engineering, Wavelets and Soft computing techniques.



V. Malini received the B.E. degree in Electronics and Communication Engineering from Kongu Engineering College, Erode, in 2015, and pursuing M.E.(VLSI Design) in Kongu Engineering College.