

Optimized Threshold Voltage Variation for Tunable Body Biasing CMOS Power Amplifier

Sandeep Kumar¹ · Mitul Handa² · Himanshu Bhasin² ·
Binod Kumar Kanaujia² · Santanu Dwari¹ · Anil Kumar Gautam³

Published online: 1 July 2016
© Springer Science+Business Media New York 2016

Abstract In this work, variation in threshold voltage is optimized for tunable body biasing CMOS power amplifier (PA). A two stage tunable biasing circuit is designed and integrated with class AB PA which improves variability in threshold voltage. Three most popular materials gallium arsenide, silicon and gallium nitride with two predictive technology model of 65 and 45 nm are employed for the analysis of threshold voltage optimization. A conventional single stage of tunable body biasing class AB PA is compared with a proposed PA of two stages. This concept demonstrates that threshold voltage variation can be lowered further if body biasing circuit is employed on the subsequent higher stages. The adaptive two stage body biasing design with class AB PA is analyzed with derived analytical equations. The calculated results shows gallium arsenide offers minimum variability in threshold voltage as compared to silicon and gallium nitride. Additionally, this class AB PA topology is simulated and fabricated for silicon material

✉ Binod Kumar Kanaujia
bkkanaujia@ieee.org

Sandeep Kumar
fedrer.engg@gmail.com

Mitul Handa
mitulhanda92@gmail.com

Himanshu Bhasin
himanshu_aiactr@yahoo.in

Santanu Dwari
santanu_dwari@rediffmail.com

Anil Kumar Gautam
gautam1575@yahoo.co.in

¹ Department of Electronics Engineering, Indian School of Mines, Dhanbad 826004, India

² Department of Electronics and Communication Engineering, Ambedkar Institute of Advanced Communication Technologies and Research, Delhi 110031, India

³ Department of Electronics and Communication Engineering, G. B. Pant Engineering College, Pauri Garhwal, Uttarakhand 246194, India

using 45 nm CMOS technology. The simulation results improve the robustness of the circuit in terms of performance parameters. S-parameter analysis is done that gives good agreement between simulated and measured results.

Keywords Tunable body biasing · Power amplifier (PA) · Variability · Threshold voltage optimization

1 Introduction

In preceding years, a continuous miniaturization of complementary metal oxide semiconductor (CMOS) technologies in nanometer scale is facing many reliability and degradation issues. Designer needs to pay more attention towards circuit design that are reliable and insensitive to the transistor parameter degradation. The resilient biasing technique aims to design reliable circuits that are capable of post process adjustment and insensitive to the transistor parameter degradation over long term stress effect [1, 2]. Random doping fluctuation is one of the most important fluctuation sources for threshold voltage. Due to random doping profile, the fluctuation of threshold voltage is expected to be larger [3]. Threshold voltage variation is inherent to the property of CMOS. The sensitivity of the threshold voltage variations in the critical dimensions is greater due to increasing shorter channel effects as the gate length is reduced using CMOS technology. The resilient or body bias technique dynamically changes the threshold voltage by varying voltage of the body terminal which depends upon the substrate materials as well as technology scaling. In the development of different device technologies or different semiconductor materials, much research has been investigated on threshold voltage variation. It is found that one of the most popular materials that is silicon (Si) for which variation in sensitivity of V_T is more as compared to other materials. Gallium Arsenide (GaAs) based MOS devices has advantages over silicon [4] based devices are of its high electron mobility, larger band gap, high critical field etc. which dominates towards the sensitivity of threshold variations. Additionally, gallium nitride (GaN) material also plays vital role as compared to Si and GaAs. But GaN material based parameters are more sensitive to external bias i.e. body potential which directly affects the threshold parameter of devices. A GaAs FET power switching performance with competing silicon devices (MOSFETs, FCTs, GTOs, and bipolar transistors) indicates that the GaAs FET will have better switching efficiency at all operating frequencies [5].

In [6], authors used adaptive gate biasing scheme to compensate the drain current in MOS circuits that is less sensitive to a threshold voltage and mobility degradation for radio frequency power amplifier design for reliability. In [7], authors from Intel argue that process variation is not an “insurmountable barrier” to Moore’s Law, but is simply another challenge to be overcome. Random doping fluctuation, oxide thickness variation and line edge roughness result in significant threshold voltage variation of CMOS transistors at the 45-nm technology node and below in [8–11]. In [12], adaptive substrate biasing scheme is used for low noise amplifier to improve process variability and circuit reliability. In [13], analysis and design of CMOS RF power amplifier using resilient biasing which reduces the impact of variability and reliability when subjected to threshold voltage shift and electron mobility degradation.

In this paper, optimization of the threshold voltage variation for RF CMOS power amplifier with two stages tunable body biasing is proposed. Analytical equations are derived for analysis using three materials with scaling in technology which reduce the threshold voltage shift in preceding stages. GaAs offered prominent threshold voltage variations as compared to Si and GaN. Moreover, this class AB topology achieves power added efficiency of 45 % with output power of 14.96 dBm during simulation. The design also achieves wide bandwidth at resonant frequency of 34 GHz within frequency band of operation. Section 2 describes the analysis of threshold voltage variations. The circuit implementation at design and fabricated level is discussed on Sect. 3. The results and discussion is in Sect. 4 and conclusion is followed in Sect. 5.

2 Analysis of Threshold Voltage Variation

This section describes the analysis of threshold voltage variation using different substrate materials with scale down in CMOS technology which reduces the impact of variability of V_T . The tunable body biasing technique is already studied in [13]. It is observed that the threshold voltage V_T is the major circuit performance parameter for CMOS technology and its variability depends upon the substrate materials as well as technology scaling. The numerical analysis of V_T variation is discussed in next sub-sections *A* and *B* respectively.

2.1 Single Stage Class AB PA with Tunable Body Biasing

Figure 1 shows the conventional design of single stage body biasing class AB PA. In Liu and Yuan [13] have designed a resilient biasing technique for PA using silicon substrate with 65 nm PTM and achieved a more stable design in terms of sensitivity of threshold voltage variation δV_T . During analysis, it is found that the level of reduction in V_T of MOSFET is related to the body effect coefficient γ and MOSFET structure coefficient β .




Fig. 1 Conventional design of single stage body biasing class AB PA

The β and γ depends upon the substrate material as well as technology scaling. Using this conception, three different materials Si, GaN and GaAs with two PTM of 65 and 45 nm are employed for the analysis of δV_T . The calculated node voltage V_{BB} is given in Eq. (1) [13].

$$V_{BB} = V_{body} + V_{T2} + \frac{\sqrt{2\beta_2 R_1 (V_{DD} - V_{body} - V_{T2}) + 1} - 1}{\beta_2 R_1} \quad (1)$$

Here, V_{body} is voltage of MOSFET M_2 , V_{T2} is threshold voltage of M_2 and β_2 is MOSFET structure coefficient and its expression is ($= \mu_n C_{ox} \frac{W}{L}$). From this relation (1), it is noticed that the potential V_{BB} is a function of body bias V_{body} and threshold voltage V_{T2} . Here, V_{body} is assumed to be constant and is lower than the supply voltage V_{DD} . The parameter V_{T1} of MOSFET M_1 due to body effect is given in Eq. (2).

$$V_{T1} = V_{TO} + \gamma \left(\sqrt{2\theta_F - V_{BB}} - \sqrt{2\theta_F} \right) \quad (2)$$

Here, V_{TO} is zero bias threshold voltage of M_1 , γ is the body coefficient of M_1 whose expression ($\gamma = \frac{\sqrt{2q\epsilon_{substrate} N_{substrate}}}{C_{ox}}$) and θ_F is the Fermi Potential ($= \left(\frac{kT}{q} \right) \ln \left(\frac{N_{substrate}}{n_i} \right)$). Now, parameters of the chosen materials Si, GaN and GaAs are analyzed using γ expression. It is possible to reduce δV_{T1} if designer chooses different substrate materials other than silicon where V_T is a critical parameter to be considered. The overall expression of δV_{T1} for single stage body bias PA is stated as in (3) [13].

$$\delta V_{T1} \approx \frac{\partial V_{T1}}{\partial V_{TO}} \delta V_{TO} + \frac{\partial V_{T1}}{\partial V_{BB}} \delta V_{BB} \quad (3)$$

From (1), (2) and (3), it is concluded that the threshold voltage of M_1 depends on the potential V_{BB} and V_{BB} depends on biasing V_{body} . Therefore, V_{T1} of M_1 can be reduced to a minimum value by choosing γ and varying V_{BB} accordingly. All parameters of γ are constant except for $\epsilon_{substrate}$ and C_{ox} . The V_{BB} potential corresponding to M_1 by tuning body voltages is further divided into V_{BB1} and V_{BB2} and as shown in (4) and (5) respectively.

$$V_{BB1} = V_{body1} + V_{T2} + \frac{\sqrt{2\beta_2 R_1 (V_{DD} - V_{body1} - V_{T2}) + 1} - 1}{\beta_2 R_1} \quad (4)$$

$$V_{BB2} = V_{body2} + V_{T2} + \frac{\sqrt{2\beta_2 R_1 (V_{DD} - V_{body2} - V_{T2}) + 1} - 1}{\beta_2 R_1} \quad (5)$$

where V_{body1} and V_{body2} represent the two different tuning body voltages. According to [13], $\delta V'_{T1}$ corresponding to two different body voltages is given as in (6).

$$V'_{T1} = \gamma \left[\sqrt{2\theta_F - V_{BB2}} - \sqrt{2\theta_F - V_{BB1}} \right] \quad (6)$$

A comparison of calculated threshold voltages with respect to tune body voltage is as shown in Figs. 2 and 3 respectively. From the graph, it can be seen that V_{T1} of M_1 decreases linearly when V_{body} increases from -0.2 to 0.2 V. The amount of percentage




Fig. 2 Sensitivity of threshold voltage versus body voltage




Fig. 3 Sensitivity of threshold voltage versus body voltage

Table 1 Comparison of threshold voltage variation using three materials at 65 and 45 nm

Materials	Silicon (Si) (%)	Gallium nitride (GaN) (%)	Gallium arsenide (GaAs) (%)
$\delta V_T/V_T$ (65 nm)	3.21–3.21	2.75–2.75	1.82–1.82
$\delta V_T/V_T$ (45 nm)	3.29–3.29	2.67–2.67	1.61–1.61

change in $\delta V_T/V_T$ with respect to V_{body} is shown in Table 1. The table highlights the importance of the selection of materials as well as plays vital role by scaling in device length which improves the level of threshold voltage variation reduction. According to graphs, GaAs shows minimum variation of sensitivity in threshold voltage as compared to Silicon and GaN.

2.2 Proposed Two Stage PA with Tunable Biasing

The proposed schematic of two stage body biasing class AB PA is shown in Fig. 4. For optimization of threshold voltage variation, three substrate materials (Si, GaN and GaAs) with scaling in technology are proposed for this analysis. It is found that can be possible to further reduce δV_{T1} of M_1 with the help of one or more stage when incorporated with single body biased PA circuit. The V'_{BB1} and V'_{BB2} potentials are generated by tuning V_{body} and V'_{body} voltages as shown in Eqs. (7) and (8) respectively.

$$V'_{BB1} = V_{body1} + \left[V'_{TO} + \gamma \left(\sqrt{2\theta_F - \left(V'_{body1} + V_{T3} + \frac{\sqrt{2\beta_3 R_2 (V_{DD} - V'_{body1} - V_{T3}) + 1 - 1}}{\beta_3 R_2} \right) - \sqrt{2\theta_F}} \right) \right] + \frac{\sqrt{2\beta_2 R_1 (V_{DD} - V_{body1} - V_{T2}) + 1 - 1}}{\beta_2 R_1} \tag{7}$$

$$V'_{BB2} = V_{body2} + \left[V'_{TO} + \gamma \left(\sqrt{2\theta_F - \left(V'_{body2} + V_{T3} + \frac{\sqrt{2\beta_3 R_2 (V_{DD} - V'_{body2} - V_{T3}) + 1 - 1}}{\beta_3 R_2} \right) - \sqrt{2\theta_F}} \right) \right] + \frac{\sqrt{2\beta_2 R_1 (V_{DD} - V_{body2} - V_{T2}) + 1 - 1}}{\beta_2 R_1} \tag{8}$$




Fig. 4 Proposed schematic of two stages body biasing class AB PA

Here, V'_{body1} and V'_{body2} is obtained by tuning V'_{body} whereas V_{body1} and V_{body2} by tuning V_{body} . V_{T3} is threshold voltage of M_3 which is constant. Now, two values of threshold voltage V_{T2} for M_2 would be generated as V_{T21} and V_{T22} by tuning the body bias of M_3 (V'_{body}) whose expressions are given in (9) and (10).

$$V_{T21} = V_{T2O} + \gamma \left(\sqrt{2\phi_F - (V'_{BB1})} - \sqrt{2\phi_F} \right) \tag{9}$$

$$V_{T22} = V_{T2O} + \gamma \left(\sqrt{2\phi_F - (V'_{BB2})} - \sqrt{2\phi_F} \right) \tag{10}$$

Here, V_{T2O} is zero bias threshold voltage of M_2 . Now putting the values of V_{T21} and V_{T22} in place of V_{T2} in Eqs. (4) and (5) and evaluate according to Eq. (6), the values for δV_{T1} is obtained. A complete expression is shown below which could be complicated when substituting V'_{BB1} and V'_{BB2} as given in (7) and (8) respectively.

$$\delta V_{T1} = \gamma \left[\sqrt{(2\phi_F - V'_{BB2})} - \sqrt{(2\phi_F - V'_{BB1})} \right] \tag{11}$$

Plots of the normalized value of V_{T1} with respect to V_{body} are shown in Figs. 5 and 6 respectively. The percentage change in $\delta V_T/V_T$ with respect to V_{body} is shown in Table 2. Here, the tabular data indicates fact that a two stage resilience network provides further reduction in δV_{T1} . Again, GaAs shows calculated variation of δV_{T1} from 1.80 to -1.82 % at 65 nm while 1.59 to -1.61 % at 45 nm. The proposed network can gives better performance of MOSFET because it is well known that threshold voltage is must small as much as possible.

3 Circuit Design

Figure 7 shows a 34 GHz class AB PA topology which includes two stage body biasing circuit, input matching network and output matching network. In class AB PA, matching networks is composed of C_1, C_2, C_3, L_2 and L_3 with bias voltages of V_{GG} and V_{DD} . The




Fig. 5 Variation of threshold voltage versus body biasing




Fig. 6 Variation of threshold voltage versus body biasing

Table 2 Comparison of threshold voltage variation using three materials at 65 and 45 nm

Materials	Silicon (Si) (%)	Gallium nitride (GaN) (%)	Gallium arsenide (GaAs) (%)
$\delta V_t/V_t$ (65 nm)	3.08–3.36	2.73–2.93	1.80–1.82
$\delta V_t/V_t$ (45 nm)	3.03–3.90	2.58–2.87	1.59–1.61





Fig. 7 Proposed architecture of CMOS Class AB PA with matching network

Table 3 Component values with dimensions of proposed power amplifier

C1	C2	C3	L1	L2	L3
64 fF	1.23 pF	1 pF	1 nH	0.5 nH	1.2 nH
R1 (K Ω)	R2 (K Ω)	R3 (K Ω)	M1 (μ m)	M2 (μ m)	M3 (μ m)
1	4	26	80	180	280

**Fig. 8** Chip photograph of 34 GHz Power Amplifier

biasing voltages are chosen according to [13]. The RF source is taken as 50Ω and gets maximum power transformation when impedance matching network between source and transistor input are employed. It is possible to achieve maximum output power, gain and power added efficiency (PAE) by improving the input matching. The optimal output value is achieved by tuning the output matching network using ADS load pull instrument. The 45-nm NMOS transistors are modeled by the PTM equivalent BSIM4 model card. As discussed in above section, V_T is the most significant parameter and affected by body biasing of the transistors. According to [13], tunable biasing technique controls the body potential of the MOSFET which is to adjust the threshold voltage and to achieve maximum output power and PAE. So, here also two stages of tunable body biasing improve V_T variation of CMOS PA and after simulation achieves more output power, higher gain and best PAE. The proposed schematic design of 34 GHz PA topology is simulated using harmonic balance (HB) simulator in advanced design system (ADS) tool. Table 3. Gives design specifications of proposed power amplifier and its values. Figure 8 presents the chip photograph of the 34 GHz CMOS PA with a chip size of $0.84 \times 0.95 \text{ mm}^2$. For fabrication silicon substrate is utilized. The simulation and measured results of this design are discussed in next section.

4 Results and Discussion

The above discussed 34 GHz class AB PA topology is simulated by ADS using PTM model of 45 nm CMOS process. In the input matching, parallel inductance L_1 is 1 nH and series capacitances C_1 and C_2 are 64 fF and 1.23 pF respectively. At the output,




Fig. 9 Output power versus input power




Fig. 10 PAE versus input power

capacitance C_3 is 1 pF where inductance value L_3 is 1.2 nH. As shown in Fig. 9, at 34 GHz, output power is 14.96 dBm while input power signal is 0 dBm. It is observed that if input power is < 0 dBm and with the increase of input power, output power increases but output powers stop up to a saturation point, once the input power exceeds the 0 dBm. It is seen that in Fig. 10, the maximum power added efficiency (PAE) of this circuit achieves up to 44.8 %. The PA is measured via On-wafer probing with test capability of 35 nm plate. The measurement of fabricated chip could be possible for s-parameters only. As per the simulation and measurement results, return loss is obtained at the operating frequency of 34 GHz within frequency range of 33–35 GHz which is shown in Fig. 11. It is small




Fig. 11 Variation of return loss and forward gain versus frequency

Table 4 Comparison of circuit design with previous reported paper

Parameters	[13]	Current work
Technology (μm)	0.065	0.045
Freq (GHz)	24	34
Supply voltage (V)	1	1
S_{11} (dB)	NA	-23
S_{21} (dB)	NA	16.9
Pout (dBm)	10.96	14.96
PAE (%)	34.25	44.80

enough to indicate the satisfactory input matching. The best gain of 16.9 dB is achieved with the help of two stages tunable biasing body design can see in Fig. 11. A dc power dissipation of approximately 11.3 mW under 1 V power supply is utilized for this design. Table 4. Show comparison in parameters of circuit design with previous reported paper.

5 Conclusion

In this paper, two stage tunable body biasing class AB PA using three substrate materials with scaling in technology optimizes the threshold voltage variation. A single stage adaptive body biasing class AB PA is compared with two stages and it is analytically proven that the threshold voltage variation in preceding stages can be diminished if body biasing design is tunable. A two stage tunable body biasing class AB Power amplifier with matching networks is simulated in ADS and shows that at operating frequency of 34 GHz, output power is 14.96 dBm and PAE of 44.8 %. Performance standards are met for the PA circuit. Moreover, state of the art of this work achieves S_{11} of -23 dB with

forward gain of 16.9 dB which relaxed 50 Ω matching constraints throughout in PA circuit.

Acknowledgments The foundry design kit and chip Implementation is done by Film electronics Pvt Ltd. We would like to thanks Mr. Kamal and Mr. Ankur kumar gupta for supporting our work during the fabrication process.

References

1. Kumar, S. V., Kim, C. H., & Sapatnekar, S. S. (2006). Impact of NBTI on SRAM read stability and design for reliability. In *Proceedings of the 7th International symposium on quality electronic design* (pp. 210–218).
2. Turner, T. E. (2006). Design for reliability. In *Proceedings of international physics failure analysis* (pp. 257–264).
3. Cheng, B., Roy, S., & Asenov, A. (2007). CMOS 6-T SRAM cell design subject to atomistic fluctuations. *Solid State Electronics*, 51, 565–571.
4. Atkinson, A. J. (1985). Power devices in gallium arsenide. *IEEE Solid State and Electron Devices Letters*, 132, 264–271.
5. Baliga, B. J., Adler, M. S., & Oliver, D. W. (1982). Optimum semiconductor for power field effect transistors. *IEEE Electron Devices Letters*, 2, 162–164.
6. Yuan, J. S., & Tang, H. (2008). CMOS RF design for reliability using adaptive gate–source biasing. *IEEE Transactions on Electron Devices*, 55, 2348–2353.
7. Li, Y., Hwang, C.-H., & Li, T.-Y. (2009). Random-dopant-induced variability in nano-CMOS devices and digital circuits. *IEEE Transactions on Electron Devices*, 56, 1588–1597.
8. Ye, Y., Gummalla, S., Wang, C.-C., Chakrabarti, C., & Cao, Y. (2010). Random variability modeling and its impact on scaled CMOS circuits. *Journal of Computational Electronics*, 9, 108–113.
9. Kuhn, K., Kenon, C., Kornfeld, A., Liu, M., Maheshwari, A., Shih, W.-K., et al. (2008). Managing process variation in Intel’s 45 nm CMOS technology. *Intel Technology Journal*, 12, 93–109.
10. Bhushan, M., Gattiker, A., Ketchen, M. B., & Das, K. K. (2006). Ring oscillator for CMOS process tuning and variability control. *IEEE Transactions on Semiconductor Manufacturing*, 19, 10–18.
11. Lee, K.-F., Li, Y., Li, T.-Y., Su, Z.-C., & Hwang, C.-H. (2010). Device and circuit level suppression technique for random-dopant-induced static noise margin fluctuation in 16-nm-gate SRAM cell. *Microelectronics Reliability*, 50, 647–651.
12. Liu, Y., & Yuan, J.-S. (2011). CMOS RF low-noise amplifier design for variability and reliability. *IEEE Transactions on Device and Materials Reliability*, 11, 450–457.
13. Liu, Y., & Yuan, J.-S. (2011). CMOS RF power amplifier variability and reliability resilient biasing design and analysis. *IEEE Transactions on Electron Devices*, 58, 540–546.



Sandeep Kumar received his B.E. degree in Electronics and Communication Engineering in 2008 and M.Tech degree in VLSI Design in 2012 from Gautam buddh University, Uttar Pradesh, India. He is done Ph.D. Degree in Electronics Engineering from Indian School of Mines, Dhanbad, India. His current research interests are focus on transceiver systems, Millimeter wave applications and micro-strip antennas.



Mitul Handa received his B.Tech in Electronics and Communication Engineering from Ambedkar Institute of Advanced Communication Technologies and Research, Delhi, India. His areas of interest are VLSI chip designing, RF IC Design, Digital Signal Processing and Communication systems.



Himanshu Bhasin received his B.Tech degree in Electronics and communication department at the Ambedkar Institute of Advanced Communication Technologies and Research under GGSIP University New Delhi India. He started to work in the research field recently and his research areas lies in the analog and RFdesign.



Binod Kumar Kanaujia is currently working as Professor in the Department of Electronics and Communication Engineering in Ambedkar Institute of Advanced Communication Technologies and Research (formerly Ambedkar Institute of Technology), Geeta Colony, Delhi. Dr kanaujia held the positions of Lecturer (1996–2005) and Reader (2005–2008) in the Department of Electronics and Communication Engineering and also as Head of the Department in the M. J. P. Rohilkhand University, Bareilly, India. He has been an active member of Academic Council and Executive Council of the M. J. P. Rohilkhand University and played a vital role in academic reforms. Prior, to his career in academics, Prof. Kanaujia had worked as Executive Engineer in the R&D division of M/s UPTRON India Ltd. Dr. Kanaujia joined this institute as Assistant Professor in 2008 through selection by Union Public Service Commission, New Delhi, India and Associate Professor (2008–2011). He becomes a Professor in 2011. He served on various key portfolios i.e. Head of Department, In-

charge Central Library, Head of Office, etc. Prof. Kanaujia had completed his B.Tech. in Electronics Engineering from KNIT Sultanpur, India in 1994. He did his M.Tech. and Ph.D. in 1998 and 2004; respectively from Department of Electronics Engineering, Indian Institute of Technology Banaras Hindu University, Varanasi, India. He has been awarded Junior Research Fellowship by UGC Delhi in the year 2001–2002 for his outstanding work in electronics field. He has keen research interest in design and modelling of microstrip antenna, dielectric resonator antenna, left handed metamaterial microstrip antenna, shorted microstrip antenna, ultra-wideband antennas, reconfigurable and circular polarized antenna for wireless communication. He has been credited to publish more than 140 research papers with more than 340 citations with h-index of 10 in peer-reviewed journals and conferences. He had supervised 45 M.Tech. and 06 Ph.D. research scholars in the field of microwave engineering. He is a reviewer of several journals of

international repute i.e. *IET Microwaves, Antennas and Propagation*, *IEEE Antennas and Wireless Propagation Letters*, *Wireless Personal Communications*, *Journal of Electromagnetic Wave and Application*, *Indian Journal of Radio and Space Physics*, *IETE Technical Review*, *International Journal of Electronics*, *International Journal of Engineering Science*, *IEEE Transactions on Antennas and Propagation*, *AEU-International Journal of Electronics and Communication*, *International Journal of Microwave and Wireless Technologies*, etc. Dr. Kanaujia had successfully executed 04 research projects sponsored by several agencies of Government of India i.e. DRDO, DST, AICTE and ISRO. He is also a member of several academic and professional bodies i.e. IEEE, Institution of Engineers (India), Indian Society for Technical Education and The Institute of Electronics and Telecommunication Engineers of India.



Santanu Dwari was born in Howrah, West Bengal, India. He received his B.Tech and M.Tech degree in Radio Physics and Electronics from University of Calcutta, Kolkata, West Bengal, India in the year of 2000 and 2002 respectively and Ph.D. degree from Indian Institute of Technology, Kharagpur, West Bengal, India in the year of 2009. He joined Indian School of Mines, Dhanbad Jharkhand, India in 2008 where he is currently an Assistant Professor in the Department of Electronics Engineering. He has published seven research papers in referred International Journals. He is carrying out two sponsored research project as Principal Investigator. His research interest includes Antennas, RF planar circuits, Computational Electromagnetism.



Anil Kumar Gautam was born in NOIDA, Uttar Pradesh, India. He received the B.E. degree in Electronics and Communication Engineering from Kumaon Engineering College, Almora, India and the Ph.D. degree in Electronic Engineering from Indian Institute of Technology, Banaras Hindu University, Varanasi, India, in 1999 and 2007, respectively. He joined the Department of Electronics and Communication Engineering, G B Pant Engineering College, Pauri Garhwal, India, in 2000, as an Assistant Professor and he has been an Associate Professor there since 2009. He is an active member of Board of study, Academic council and many other academic committees of GBPEC, Pauri. He is also member of BOS of HNB Garhwal Central University, INDIA and Uttarakhand Technical University, Dehradun, INDIA. He is nominated as Nodal Officer, TSP and SCSP Grants by Government of Uttarakhand and executed several projects under these grants. He has supervised 15 M.Tech. and 01 Ph.D. Thesis and currently supervising 09 Ph.D. theses in the area of Microstrip antenna.

He is the author/coauthor of more than 60 research papers published in the refereed international journals and conferences Like IEEE, *Microwave and optical Technology Letters*, Springer, etc. He is the author of the 12 books in the field of Electronics Engineering in the field of Digital Electronics, Antenna and Microwave Engineering. He is a member of IEEE (USA) and many other technical societies. He is also in reviewers panel of IEEE, *Transaction on Antenna and Propagation*, *IET Microwaves, Antennas and Propagation*, Personal and wireless communication, Springer, *International Journal of Electronics*, *International Journal of Antenna and Propagation*. His main research interests are in design and Modeling of Active Microstrip Antenna, microstrip antennas with Defected Ground Structure, Ultra wide bandwidth antennas, and reconfigurable antennas, reconfiguration antenna array, circular polarized antenna, etc.