

A Novel CMOS CCCII Based on Cross-Coupled Differential Transistor Pair and Its Application

Zhao Lv¹ · Wang Chunhua¹

Published online: 21 July 2015
© Springer Science+Business Media New York 2015

Abstract In this paper, a novel CMOS circuit of second-generation current controlled conveyor (CCCI) is proposed, which offers wide input voltage range and large 3 dB bandwidth of voltage–current transfer gain with high linearity under low supply voltage. The core of this CCCII adopts cross-coupled differential transistor pair as input stage instead of conventionally source-coupled and the principle of the circuit is analyzed theoretically in detail. This CCCII is implemented by PSPICE program in TSMC 0.18 μm RF CMOS technology and verified by simulation results. A current-mode universal filter which consists of two proposed CMOS CCCII is also simulated to validate the feasibility of the new circuit topology.

Keywords Cross-coupled · Differential pair · Transfer gain · CMOS CCCII · Universal filter

1 Introduction

The current-mode (CM) circuits have received significant attentions in recent years as they have advantages of high slew-rate, wide bandwidth, small nonlinear distortion, large dynamic-range and so on. The Second-Generation Current Conveyor (CCII) is introduced in 1970 [1], and it is a versatile and flexible building block in current-mode analog circuit design [2–8]. However, CCII has two main drawbacks: (1) large voltage tracking error from terminal Y to terminal X because of the parasitic resistor of terminal X, which leads to transfer function error; (2) lack of electronically tunable feature, which means the parameters can not be adjusted by additional bias current.

✉ Zhao Lv
iadozhao@gmail.com

¹ College of Computer Science and Electronic Engineering, Hunan University, Changsha 410082, China

In 1996, A. Fabre proposed a CCCII [9]. It possesses electronically tunable function by utilizing the parasitic floating intrinsic transimpedance at port X (R_X), which can be tuned electronically by adjusting the bias current.

In the past, the core of CCCII is simply constructed by the mixed translinear-loop, which is originally realized in BJT [10, 11] and later in MOSFET [12–15]. BJT has advantages of low noise and high operating frequency, but it is not compatible with CMOS VLSI technology, so it is inconvenient for VLSI integration. Minaei proposed a CMOS CCCII circuit based on MOS translinear loop in 2002 and Al-Shahrani proposed a CMOS CCCII based on source-coupled differential pair input stage in 2003 [16]. However, the CCCII based on MOS translinear-loop has unsymmetrical dynamic-range and strict restrictive condition in fabrication technology. Meanwhile, CMOS CCCII based on source-coupled differential pair has poor input voltage range and low linearity. Hence, the objective of this paper is to present a new CMOS CCCII with high linearity to overcome the problems mentioned above, then it can be better applied in more application fields [17–25], such as chaotic system, oscillators, current mode filters, radio frequency oscillators, low noise amplifiers, ASK/FSK modulators and so on [26–28].

This paper is organized as follows: the cross-coupled differential pair input stage and the proposed novel CMOS CCCII are described in Sects. 2 and 3, respectively. The PSPICE simulation results of this proposed CCCII circuit in TSMC 0.18 μm CMOS RF technology and performance comparison with other reported circuits are included in Sect. 4. To further illustrate merits of this proposed CMOS CCCII, A current-mode universal filter is simulated in Sects. 5 and 6.

2 The Cross-Coupled Differential Pair Input Stage


Assuming that all MOSFET are enhancement-mode types and biased in saturation region with substrates connected to their respective sources. Then the body effect is ignored and the transistor drain current can be approximated by the relation [29]:

$$I_D = k(V_{GS} - V_{TH})^2 \tag{1}$$

where V_{GS} is gate-source voltage, V_{TH} is the threshold voltage, $k = (W/L)\mu C_{ox}/2$ is the trans-conductance parameter, W and L are width and length of the transistor channel, μ is the effective surface carrier mobility and C_{ox} is the gate oxide capacitance per unit area. The channel length modulation effect is not included in (1).

The CCCII circuit symbol is illustrated in Fig. 1 and its ideal defining equation can be given as [12]:

Fig. 1 Circuit symbol of CCCII



$$\begin{bmatrix} I_y \\ V_x \\ I_z \end{bmatrix} = \begin{bmatrix} 0 & 0 & 0 \\ 1 & R_x & 0 \\ 0 & \pm 1 & 0 \end{bmatrix} \begin{bmatrix} V_y \\ I_x \\ V_z \end{bmatrix} \tag{2}$$

In Fig. 1, terminal X is a current input which possesses low input impedance; terminal Y is a voltage input which possesses high input impedance; Z+ is the non-inverting current output port, and Z- is the inverting current output port. I_b is the biasing current, by which the voltage relation between terminal X and terminal Y is adjustable.

The current output at port Z(i_z), which is conveyed from the input current at port X(i_x), can be expressed as [14]:

$$i_x = \pm i_z = \pm \frac{v_x - v_y}{R_x} \tag{3}$$

As R_x is the parasitic resistance, the CCCII-based application can be realized in resistor-free and tunable architectures by utilizing R_x as the adjustable circuit parameter. To better understand the function of CCCII, the equivalent circuit of it is displayed in Fig. 2.

Considering a matched transistor pair (M_{n1}, M_{n2}) coupled by two voltage sources with equal value of ($V_{TH} + V_x$), which is shown in Fig. 3. Representing ($V_2 - V_1$) by v , using (1) gives:

$$I_1 = k(V_x - v)^2 \tag{4a}$$

$$I_2 = k(V_x + v)^2 \tag{4b}$$

The output current $i_x = I_1 - I_2$, obtained by a simple p-channel current mirror, will be

$$i_x = I_1 - I_2 = 4kV_xv \tag{5}$$

Thus this configuration exhibits a perfectly linear transconductance of value $G_m = 4kV_x$.

3 The Proposed CMOS CCCII

Considering a actual implementation of the circuit described in Fig. 3, the sources ($V_{TH} + V_x$) are substituted by two additional n-channel transistors (M_{n3} and M_{n4}) biased by constant currents. The practical circuit configuration is displayed in Fig. 4. M_{n1} and M_{n4} share a same p-well connected to their common source node, whereas M_{n2} and M_{n3} are in a separate well to avoid back-gate bias effects. For obtaining reasonable voltage sources with low source impedance, these devices must be biased with currents which are larger than the signal currents through them.

Fig. 2 Equivalent circuit of a CCCII




Fig. 3 Schematic diagram of cross-coupled input stage





Fig. 4 Practical circuit configuration of cross-coupled input stage



M_{n1} , M_{n2} , M_{n3} and M_{n4} have the same channel length, but the channel widths of M_{n3} and M_{n4} are made n times wider than M_{n1} and M_{n2} . For maintaining the value of $V_b = \sqrt{I_0/k}$, M_{n3} and M_{n4} are biased with nI_0 . Defining normalized variables $X = V_{XY}/V_b$ and $Y = i_x/I_0$ with reference to Fig. 4, we write:

$$Y_1 = i_1/I_0 = -\gamma X^2 + \frac{\alpha}{2} X \sqrt{1 - \beta X^2} \tag{6a}$$

$$Y_2 = i_2/I_0 = \gamma X^2 + \frac{\alpha}{2} X \sqrt{1 - \beta X^2} \tag{6b}$$

where

$$V_{XY} = V_X - V_Y$$

and

$$\alpha = 4n/(n + 1), \quad \beta = n/(n + 1)^2, \quad \gamma = n(n - 1)/(n + 1)^2 \tag{6c}$$

The output $Y = i_x/I_0 = (i_1 + i_2)/I_0$ is obtained as

$$Y = \alpha X \sqrt{1 - \beta X^2} \quad (|X| \leq \sqrt{(n+1)/n}) \tag{7}$$

We can change the formula by following equation

$$i_x = \alpha \sqrt{kI_0} V_{XY} \sqrt{1 - \beta k V_{XY}^2 / I_0} \tag{8}$$

From (6c) and (7), the estimation of symmetrical dynamic-range of the cross-coupled input stage is

$$|V_{XY}| \leq \sqrt{(n+1)/n} \cdot \sqrt{I_0/k} \tag{9}$$

and the roughly linear input range is

$$|V_{XY}| << ((n+1)/\sqrt{n}) \cdot \sqrt{I_0/k} \tag{10}$$

For $n = 10$, in order to obtain better than 1 percent linearity, the actual linear input range is

$$|V_{XY}| \leq \sqrt{I_0/k} \tag{11}$$

During the linear input range, we know the parasitic resistor is

$$R_x = \left(\frac{40}{11} \cdot \sqrt{kI_0} \right)^{-1} \tag{12}$$

For large n , we can obtain wider linear input range. For $n = 1$, we obtain $\alpha = 2$, $\beta = 0.25$, $\gamma = 0$, and the two equations become identical. With the value of n is increased, β becomes smaller, resulting in improved linearity in the transfer characteristics. For $n \gg 1$, from (6c) we get $\alpha \cong 4$, $\gamma \cong 1$, and $\beta \cong 1/n$. In the limit as $n \rightarrow \infty$, $\beta \rightarrow 0$ and a linear parasitic resistance $R_x = 1/4\sqrt{kI_0}$ is obtained over the entire range $|X| \leq 1$ (i.e. $|V_{XY}| \leq \sqrt{I_0/k}$). Furthermore, the circuit is also operated for input voltages well




Fig. 5 The proposed CCCII ± circuit

outside this range, though in a nonlinear fashion. The maximum available input current is $(n + 1)I_0$.

Figure 5 shows the proposed CCCII \pm circuit, of which the $Z \pm$ differential pair is identical to the active loaded NMOS differential pair of the input stage. For maintaining the same value of drain current, M_{n5} and M_{n6} , M_{n7} and M_{n8} have the same size of M_{n1} and M_{n2} , while biased with I_0 .

For the $Z+$ differential pair of Fig. 5, we can get:

$$i_{n6} = i_{n2} \tag{13}$$

$$i_{p4} = i_{p3} = i_{n5} = i_{n1} = i_{p1} = i_{p2} \tag{14}$$

Therefore, the i_x and i_z are approximated equal through the condition shown in (15):

$$i_z = i_{n6} - i_{p4} = i_{n2} - i_{p2} = i_x \tag{15}$$

The $Z-$ differential pair which horizontally flipped from the $Z+$ differential pair yields:

$$i_{n5} = i_{n1} = i_{p1} = i_{p2} \tag{16}$$

$$i_{p3} = i_{p4} = i_{n6} = i_{n2} \tag{17}$$

From (16) and (17), we can get:

$$i_z = i_{n5} - i_{p3} = i_{p2} - i_{n2} = -i_x \tag{18}$$

In summary, any required output properties of the CCCII can be generated by putting the appropriate $Z+$ or $Z-$ pairs in concurrent with the NMOS differential pair of the input stage. Three types of differential pairs illustrated in Fig. 6 are fundamental blocks for synthesizing a CCCII. As the input stage differential pairs must be existed, the number and type of output pairs can be selected to fulfill the requirement.

4 Performance Simulations

The proposed CMOS CCCII in Fig. 5 is simulated by PSPICE program. In the simulation process, the W/L ratios of each MOS transistor are shown in Table 1 and TSMC 0.18 μm CMOS RF technology parameters are used.




Fig. 6 Proposed structure a input stage, b $Z+$ pair, c $Z-$ pair

Table 1 W/L ratios of MOS-FETS in Fig. 6

MOS transistors	W/L ratio (μm)
M_{n1} – M_{n2} , M_{n5} – M_{n8}	0.18/0.18
M_{n3} – M_{n4}	1.8/0.18
M_{p1} – M_{p2}	0.9/0.18
M_{p3} – M_{p6}	3.6/0.18

The circuit uses 14 transistors with a ± 1.5 V voltage supply and the DC biased current is $50 \mu\text{A}$. From Table 1, we can get that M_{n3} and M_{n4} are made ten times wider than M_{n1} and M_{n2} with the same channel length of $0.18 \mu\text{m}$.


In order to validate the correctness of (2), the static characteristic is firstly analyzed. By conducting DC scan for Y port, the voltage relationship between X and Y port is obtained and charted in Fig. 7. From the curve we can find that voltages of X and Y port meet the voltage relationship of (2) with very low offset-voltage. It exhibits a linear one-to-one voltage following characteristic over large voltage range as well as DC current transfer characteristics displayed in Fig. 8, but has little poor follower characteristic at port Z+.

In Fig. 9, the small signal current gain characteristics between terminals Z+ and X with grounded node Y is displayed. It is clearly that the 3 dB bandwidth of current gain approximates about 7.78 GHz. Fig 10 shows the small signal voltage gain between terminals X and Y when node Z is grounded. The 3 dB bandwidth of voltage gain is 11.61 GHz.

Table 2 compares the main performances of the proposed new CCCII described in Fig. 5 with those recently published relevant works. All these simulation results are obtained under a bias current of $I_0 = 50 \mu\text{A}$. The symbols α_0 and β_0 represent current transfer (between X and Z) and voltage transfer (between Y and X), respectively. As exhibited in Table 2, the CCCII of Fig. 5 provides higher input impedance in Y port, wide input voltage range and higher 3 dB bandwidth for current and voltage gain.

Figure 11 shows the characteristics of R_x at terminal X, and it is denoted that the simulation result of R_x is nearly equal to $2.25 \text{ k}\Omega$ in the frequency range from 1 to 630 MHz at bias current $I_0 = 100 \mu\text{A}$. Different R_x values are also obtained at various bias

Fig. 7 DC transfer characteristic of Y and X port voltage






Fig. 8 DC current transfer characteristics of CCCII±




Fig. 9 Current transfer gain

current in the figure, which indicates that the transresistance of the new CCCII is electronically tunable in large bias current range.

5 Application of the CCCII to Current-Mode Filter

The CCCII can be made electronically adjustable in different applications. In this section, a novel universal filter with single-input, triple-output employing only four elements (include two proposed CCCIIs) is presented in Fig. 12.

This filter contains only two capacitors without requirement of any additional passive resistance and its structure can be characterized by the following expressions [26]:




Fig. 10 Voltage transfer gain

Table 2 Simulation performances comparison of reported works and this paper

Performance parameters	CCCI in [13]	CCCI in [29]		This work
Technology	3 μm TUBITAK CMOS process model parameters	AMS's 0.35 μm CMOS model		0.18 μm TSMC CMOS RF model
Bias current	50 μA		50 μA	50 μA
	1st	2nd	N/A	N/A
α_0	1	1	0.991	0.9997
3-dB Bandwidth of α_0	151 MHz	1.44 MHz	487 MHz	7.78 GHz
β_0	0.98	0.99	0.9915	1
3-dB Bandwidth of β_0	Unmeasurable	Unmeasurable	527 MHz	11.61 GHz
R_x (Ω)	2.15 K	1.87 K	2.75 K	2.896 K
R_Y (Ω)	$\approx \infty$ ($R_Y > 1 \times 10^{13}$)	41.8×10^6	216 M	$\approx \infty$ ($R_Y = 1 \times 10^{20}$)
R_z (Ω)	33.8×10^6	2×10^9	305.1 K	512.5 K
Linear input range of VY	N/A	N/A	± 165 mV	-1.5 to 1.22 V
Linear input range of VX	N/A	N/A	± 50 μA	-0.06 to 0.21 mA
Output offset current at Z	N/A	N/A	1.06 μA	-1.02 μA
Supply voltage	± 5 V	± 5 V	± 1.5 V	± 1.5 V
Total dissipation	N/A	N/A	0.45 mW	3.9 mW

$$\frac{I_{in} - I_{o1} - I_{o2}}{SC_1} - I_{o1}R_{x1} = 0 \tag{19}$$





Fig. 11 Parasitic resistance R_x when $n = 10$

Fig. 12 Current-mode universal filter uses the proposed CCCII



$$\frac{I_{o1}}{SC_2} - I_{o2}R_{x2} = 0 \tag{20}$$

Then the transfer function of this circuit is given as follows:

$$\frac{I_{o1}}{I_{in}} = \frac{SR_{x2}C_2}{S^2R_{x1}C_1R_{x2}C_2 + SR_{x2}C_2 + 1} \tag{21}$$


$$\frac{I_{o2}}{I_{in}} = \frac{1}{S^2R_{x1}C_1R_{x2}C_2 + SR_{x2}C_2 + 1} \tag{22}$$

$$\frac{I_{o3}}{I_{in}} = \frac{S^2R_{x1}C_1R_{x2}C_2}{S^2R_{x1}C_1R_{x2}C_2 + SR_{x2}C_2 + 1} \tag{23}$$

$$\frac{I_{o3} + I_{o2}}{I_{in}} = \frac{S^2R_{x1}C_1R_{x2}C_2 + 1}{S^2R_{x1}C_1R_{x2}C_2 + SR_{x2}C_2 + 1} \tag{24}$$

$$\frac{I_{o3} - I_{o1} + I_{o2}}{I_{in}} = \frac{S^2R_{x1}C_1R_{x2}C_2 - SR_{x2}C_2 + 1}{S^2R_{x1}C_1R_{x2}C_2 + SR_{x2}C_2 + 1} \tag{25}$$

Fig. 13 Simulation result of the universal filter



Equations (21)–(25) show that the proposed filter produces bandpass, lowpass, high-pass, bandreject and all-pass responses simultaneously at its outputs. The natural frequency and the quality factor of the proposed circuit can be obtained as [26]:

$$\omega_0 = \frac{1}{\sqrt{R_{x1}C_1R_{x2}C_2}} \tag{26}$$

$$Q = \sqrt{R_{x1}C_1/R_{x2}C_2} \tag{27}$$

The validity of the proposed filter is verified using PSPICE. For these simulations, the passive components are configured as $C_1 = C_2 = 1\text{nF}$ and CCCIIs are implemented using the model in Fig. 5. The voltage supplies are taken as $\pm 1.5\text{ V}$ and the bias current $I_{B1} = I_{B2} = 100\ \mu\text{A}$. The results shown in Fig. 13 validate the feasibility of the proposed filter topology. By changing the bias current value of the two CCCII, the function of this filter can be adjusted.

6 Conclusion

This paper proposes a new CMOS CCCII based on cross-coupled differential transistor pair instead of source-coupled as input stage. By using cross-coupled differential transistor pair and other improvements in circuit design, the presented topology has merits of wide input voltage range and improved maximum operational frequency with competitive linear performance under lower supply voltage. Simulation results obtained from PSPICE shows that the proposed circuit not only meets the port characteristics of standard CMOS CCCII but also conforms theoretical behavior prediction. As compared with previously reported works and analyzed a universal filter based on it, the proposed CCCII can be potentially applied in many fields for accomplishing high performance circuit systems.

Acknowledgments This work is supported by the National Natural Science Foundation of China (No. 61274020), the Open Fund Project of Key Laboratory in Hunan Universities (No. 13K015), Scientific Research Fund of Hunan Provincial Education Department (No. 12C0918) and Changsha Aeronautical Vocational and Technical College (No. YC1203).

References

1. Sedra, A., & Smith, K. (1970). A second generation current conveyor, and its applications. *IEEE Transactions on Circuits Theory*, 17(1), 132–134.
2. Kurashina, T., Ogawa, S., & Watanabe, K. (2002). A CMOS rail-to-rail current conveyor. *IEICE Transactions on Fundamentals*, E85-A(12), 2894–2900.
3. Toumazou, C., Lidgey, F. J., & Haigh, D. G. (1990). *Analog IC design: The current mode approach*. London: Peter Peregrinus.
4. Karybakas, C. A., & Papazoglou, A. (1999). Low-sensitive CCII-based biquadratic filters offering electronic frequency shifting. *IEEE Transactions on Circuits and Systems II: Analog And Digital Signal Processing*, 46(5), 527–539.
5. Martinez, P. A., Sabdall, J., Aldea, C., & Celma, S. (1999). Variable frequency sinusoidal oscillators based on CCII+. *IEEE Transaction on Circuits and Systems I: Fundamental Theory and Applications*, 46(11), 1386–1390.
6. Khan, A. A., Bimal, S., Dey, K. K., & Roy, S. S. (2005). Novel RC sinusoidal oscillator using second generation current conveyor. *IEEE Transactions on Instrumentation and Measurement*, 54(6), 2402–2406.
7. Hwang, Y.-S., Liao, L., Tsai, C.-C., et al. (2005). A new CCII-based pipelined analog to digital converter. In *IEEE international symposium on circuits and systems*, pp. 6170–6173.
8. Fabre, A., Saaid, O., Wiest, F., & Boucheron, C. (1995). Current controlled bandpass filter based on translinear conveyors. *Electronics Letters*, 31(20), 1727–1728.
9. Fabre, A., Saaid, O., & Boucheron, C. (1996). High frequency applications based on a new current controlled conveyor. *IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications*, 43(2), 82–91.
10. Kiranon, W., Kesorn, J., & Wardkein, P. (1996). Current controlled oscillator based on translinear conveyors. *Electronics Letters*, 32(15), 1330–1331.
11. Abuelmaatti, M. T., & Al-Qahtani, M. A. (1998). A new current-controlled multiphase sinusoidal oscillator using translinear current conveyors. *IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing*, 45(7), 881–885.
12. Ozoguz, S., Tarim, N., & Zeki, A. (2001). Realization of high-Q bandpass filters using CCCIs. In *Proceedings of the 44th IEEE 2001 midwest symposium on circuits and systems*, pp. 134–137.
13. Minaei, S., Kaymak, D., Ibrahim, A. M., & Kuntman, H. (2002). New CMOS configurations for current-controlled conveyors (CCCIIs). In *Proceedings of the 1st IEEE international conference on circuits and systems for communications (ICCSC '02)*, pp. 62–65.
14. Katoh, T., Tsukutani, T., Sumi, Y., & Fukui, Y. (2006). Electronically tunable current-mode universal filter employing CCCIs and grounded capacitors. In *International symposium on intelligent signal processing and communications (ISPACS '06)*, pp. 107–110.
15. Xi, Y., & Liu, L. (2008). A novel CMOS current controlled conveyor II and its applications. In *International conference on intelligent computation technology and automation (ICICTA)*, pp. 631–637.
16. Al-Shahrani, S. M., & Al-Absi, M. A. (2003). New realizations of CMOS current controlled conveyors with variable current gain and negative input resistance. In *IEEE 46th midwest symposium on circuits and systems*, pp. 43–46.
17. Sagbas, M., & Fidanboyulu, K. (2004). Electronically tunable current-mode second order universal filters using minimum elements. *Electronics Letters*, 40(1), 2–4.
18. Anuntahirunrat, K., Tangsrirat, W., Riewruja, V., & Surakampontron, W. (2000). Sinusoidal frequency doubler and full-wave rectifier using translinear current controlled conveyors. In *IEEE Asia-Pacific conference*, pp. 166–169.
19. Siripruchyanun, M., Koseyaporn, P., Koseyaporn, J., & Wardkein, P. (2004). Two low-voltage high-speed CMOS frequency-insensitive PWM signal generators based on relaxation oscillator. In *Proceedings of the 2004 international symposium on circuits and systems*, pp. 549–552.
20. Kiranon, W., Kesorn, J., Sangpisit, W., & Kamprasert, N. (1997). Electronically tunable multifunctional translinear-C filter and oscillator. *Electronics Letters*, 33(7), 573–574.
21. Abuelmaatti, M. T., & Al-Qahtani, M. A. (1999). On the realization of the current controlled current-mode amplifier using the current controlled conveyor. *International Journal of Electronics*, 86(11), 1333–1340.
22. Masmoudi, D. S., Salem, S. B., Loulou, M., & Kamoun, L. (2004). A radio frequency CMOS current controlled oscillator based on a new low parasitic resistance CCII. In *International conference on electrical, electronic and computer engineering*, pp. 563–566.

23. Seguin, F., Godara, B., Alicalapa, F., & Fabre, A. (2004). A gain-controllable wide-band low-noise amplifier in low-cost $0.8\ \mu\text{m}$ Si BiCMOS technology. *IEEE Transactions on Microwave Theory and Techniques*, 52(1), 154–160.
24. Abuelmaatti, M. T. (2002). New ASK/FSK/PSK/QAM wave generator using a single current-controlled multiple output current conveyor. *International Journal of Electronics*, 89(1), 35–43.
25. Chen, F., & Leung, B. (1997). A 0.25-mW low-pass passive sigma-delta modulator with built-in mixer for a 10-MHz IF input. *IEEE Journal of Solid-State Circuits*, 32(6), 774–782.
26. Chunhua, W., Haiguang, L., & Yan, Z. (2008). A new current-mode current-controlled universal filter based on CCCII. *Circuits, Systems & Signal Processing*, 27(5), 673–682.
27. Hamed, H. F. A. (2003). Low voltage low power highly linear CCIIs and its applications. In *Proceedings of the 15th international conference on microelectronics*, pp. 59–62.
28. Costas, P., & George, S. (2010). Low-voltage current controlled current conveyor. *Analog Integrated Circuits and Signal Processing*, 63(1), 129–135.
29. Chairsicharoen, R., Chipipop, B., & Sirinaovakul, B. (2010). CMOS CCCII: Structures, characteristics, and considerations. *International Journal of Electronics and Communications (AEU)*, 64(6), 540–557.



Zhao Lv was born in Xiangtan, China, in 1986. He received the B.S. degree from Hunan University of Science and Technology, Xiangtan, China, in 2008, and the M.S. degree from College of Information Science and Engineering in Guangxi University, in 2012. He is currently studying in Hunan University for the Ph.D. degree. His research interests are focused on RF front-end circuits design and wireless communications.



Wang Chunhua was born in Yongzhou, China, in 1963. He received the B.S. degree from Hengyang Normal College, Hengyang, China, in 1983, the M.S. degree from Physics Department, Zheng Zhou University, Zheng Zhou, China, in 1994, the Ph.D. degree from School of Electronic Information and Control Engineering, Beijing University of Technology, Beijing, China, in 2003. He is currently a Professor of College of Information Science and Engineering, Hunan University, Changsha, China. His research interests include current-mode circuit design, filtering, radio frequency circuit and wireless communications.