ORIGINAL PAPER



Novel circuit design for content-addressable memory in QCA technology

Mohammad Enayati¹ · Abdalhossein Rezai² · Asghar Karimi¹

Received: 5 September 2019 / Accepted: 20 December 2022 / Published online: 31 December 2022 © The Author(s), under exclusive licence to Springer Science+Business Media, LLC, part of Springer Nature 2022

Abstract

The content-addressable memory is an especial memory cell that can search in its entire contents in one clock cycle. The Quantum-dot Cellular Automata (QCA) technology is also the promising nanotechnology for digital circuits implementation. This study presents and evaluates a new architecture for two-input XOR gate in the QCA technology. Then, the unique gate is developed using the developed XOR gate. The novel and efficient content-addressable memory is also developed using the developed using the developed content-addressable memory has 0.03 μ m² area, 0.5 clock cycles, and 37 cells. The developed architectures provide advantages in comparison with other architectures in terms of area, latency, and cell count.

Keywords Nanotechnology \cdot Nanoelectronics \cdot Content-addressable memory \cdot 2-input XOR gate \cdot Quantum-dot cellular automata

1 Introduction

Nowadays, the traditional technologies such as CMOS technology have several drawbacks at Nano-scale. So, several kinds of nanotechnologies such as the CNTFET and the Quantum-dot Cellular Automata (QCA) are suggested for replacing these technologies [1–3]. The QCA technology is a new type of nanotechnology, which is used for digital circuits design [4–9]. There are several reported digital circuits implementation such as multiplexer circuits [10–14], counter circuits [15], full adder circuits [4, 16–21], shift register circuits [7, 22, 23], comparator circuits [24, 25], and memory

Abdalhossein Rezai rezai@usc.ac.ir

Mohammad Enayati mohammad_enayati66@yahoo.com

Asghar Karimi karimi@jdeihe.ac.ir

¹ Isfahan Branch, ACECR Institute of Higher Education, Isfahan 84175-443, Iran

² Department of Electrical Engineering, University of Science and Culture, Tehran, Iran circuits [5, 9, 26–29] in this technology. These implementation results demonstrate that digital circuits implementation in the QCA technology offer high-dense and high-speed circuits at Nano-scale [4–8]. So, this technology can be a promising technology for circuit design in non-transistor-based technology [16]. This new technology uses the QCA cell, which is constructed of 2 free electrons in 4 dots in square shape. Based on the columbic repulsion, 2 stable states are achieved in the cell [4–6, 8, 10, 15, 18–21, 30]. These 2 stable states can be utilized to determine the logic "0" and logic "1" in the digital circuits design [4–6, 11, 13, 18, 20, 21, 31].

On the other hand, the memory cell has an important role in digital circuits [29]. The Content-Addressable Memory (CAM) is an important kinds of memory cells for high-speed searching applications [32–35]. So, the QCA CAM circuit design is in the focal point of interesting research topics in the digital circuits design especially in digital computer circuits. There are several attempts to improve the performance of the QCA memory circuits design [5, 9, 26–29].

Walus et al. [28] had designed a 1-bit RAM that has 0.16 μ m² area, 158 cells, and 2 clock cycles. Hashemi and Navi [26] had designed a 1-bit QCA D-flip flop and memory circuits that has 0.13 μ m² area, 109 cells, and 1.75 clock cycles. Angizi et al. [5] had designed a 1-bit Majority Gate (MG)-based RAM that has 0.08 μ m² area, 88 cells, and 1.5 clock cycles. Rasouli Heikalabad et al.

[27] had offered a 1-bit content-addressable memory that has 0.14 μ m² area, 100 cells, and 2 clock cycles. Sadoghi-far and Rasouli Heikalabad [9] had suggested a 1-bit CAM that has 0.04 μ m² area, 46 cells, and 0.5 clock cycles.

This study presents and evaluates a novel 2-input XOR gate in QCA technology. Then, a novel circuit is presented for unique gate in this technology. The novel and efficient 1-bit CAM are also developed using this novel circuit as building block. The QCADesigner tool version 2.0.3 is utilized for implementation of the designed circuits. These results confirm that the developed 2-input XOR gate requires 0.008 μ m², 0.25 clock cycles, and 10 cells. The designed unique gate requires 0.01 μ m² area, 0.5 clock cycles, and 14 cells, and the developed CAM has 0.03 μ m² area, 0.5 clock cycles, and 37 cells. The comparation results prove that the developed CAM has advantages compared with other CAMs.

This study outlines as follows: Section 2 introduces the background of the proposal circuits. Section 3 presents the developed QCA circuits. Section 4 presents the simulation results and comparation. Finally, the paper is concluded in Sect. 5.

2 Background

2.1 The QCA cell


The QCA cell is a building block in this technology, in which there are 4 dots and 2 free electrons in square shape cell. Fig. 1 displays a QCA cell [11, 30].

Based on the columbic reputation, two stable states are available in each cell. These states are utilized to show the logic "0" and logic "1" in digital circuits [7, 36].

2.2 The QCA gates

The QCA gates are building blocks for constricting the QCA circuits. There are three basic gates in this technology [6]: 1) Inverter Gate (IG), 2) MG, and 3) XOR gate [30]. Fig. 2 displays these basic gates [4, 30].

The MG output is indicated as M(A, B,C), where M(A,B,C) = CA + BA + CB. On the other hand, the inverter gate output shows the inverse value of the input,



i.e., $IG(A) = \overline{A}$, where A denotes the input and the IG(A) denotes the output. The XOR output is XOR(A, B,C), where XOR(A,B,C) = A \oplus B \oplus C.

2.3 The CAM circuit

The CAM is an especial kind of the memory cells that can search in its entire contents in one clock cycle. In this kind of memory, the stored data are accessed by searching for the content [33]. This kind of memory is suitable for high-speed purpose. As a result, several attempts [5, 9, 26–28] have been done to improve the circuits of memory especially this kind of memory.

Walus et al. [28] had described a 1-bit QCA Random Access Memory (RAM). Fig. 3 shows the described RAM in [28].

This memory has 158 cells, 0.16 μm^2 area, and 2 clock cycles.

Hashemi and Navi [26] had developed a 1-bit memory circuit that utilizes D-flip flops, and a multiplexer. This memory, which is shown in Fig. 4, has set/reset ability.

This memory has $0.13 \,\mu\text{m}^2$ area, 109 cells, and 1.75 clock cycles.

Angizi et al. [5] had developed a 5-input MG. They had also suggested a 1-bit memory using this MG that is shown in Fig. 5.

This memory has 0.08 μm^2 area, 88 cells, and 1.5 clock cycles.

Rasouli Heikalabad et al. [27] had suggested a 1-bit CAM using a new 5-input minority gate that is displayed in Fig. 6.

Sadoghifar and Rasouli Heikalabad [9] had designed the 1-bit CAM that is shows in Fig. 7.

This CAM has 0.04 μm^2 area, 46 cells, and 0.5 clock cycles.

3 The designed architectures

3.1 The developed two-input XOR gate

Figure 8 displays the developed two-input XOR gate.


The developed circuit has 11 cells, 0.5 clock cycles, and $0.009 \ \mu m^2$ area.

3.2 The proposed unique gate

To design the efficient content-addressable memory circuit, we utilize a unique gate that is defined based on the Eq. (1):

$$Q = (A \odot M) + S \tag{1}$$

Table 1 shows the desired operation of this unique gate.






Fig. 3 The designed 1-bit QCA random access memory circuit in [28].

If S is "0" in Eq. (1), the output is equivalent to A Θ M. Otherwise, the output is equivalent to "1". The proposed circuit for implementation of this equation is displayed in Fig. 9.

Based on Eq. (1), and Fig. 9, the proposed circuit for implementation of this equation contains the developed XNOR gate as building block, and one majority gate. This architecture has $0.01 \ \mu\text{m}^2$ area, and 14 cells. This circuit is utilized for implementation of content-addressable memory as building block as described later.

3.3 The developed CAM

Figure 10 shows the developed CAM.

The proposed circuit for content-addressable memory required 0.03 μ m² area, and 37 cells. The proposed circuit contains 2 components: the designed unique gate and memory unit. A control signal denoted by W/R controls the read and write operations in the memory unit. The developed unique gate's input, M, is shown as the output in this unit. Moreover, A and S are inputs in the suggested unique gate. The output of the developed content-addressable memory, which is also the unique gate output, is shown by Q. The output of the memory unit of the developed content-addressable memory is "1" when the control signal of the memory unit is "0". When the control signal of the memory unit is set to "1" the memory unit's output is "0" that means the read operation is performed. Furthermore, the output Q is "1" when the input S is "1" and the output Q is computed using the inputs M and A when the input S is "0".

4 The results and discussion

The accuracy of the suggested circuits is checked using QCADesigner tool version 2.0.3.

4.1 The developed two-input XOR gate

Figure 11 displays the implementation results of the designed two-input XOR gate. For implementation, the Bistable approximation engine is utilized.


The implementation results of the designed XOR gate in comparison with other XOR gates are summarized in Table 2.

Based on our results, the designed QCA XOR gate has advantages compared with other XOR gates in [31, 37–40] regarding area, cell count, and cost. For example, the designed 2-input QCA XOR gate provides improvements by about 25%, 21%, and 25% in comparison with that gates presented in [40] with regard to area, cell count, and cost, respectively.

4.2 The developed unique gate

Figure 12 illustrates the implementation results of the developed unique gate.

The simulation results prove that the functionally of the proposal unique gate is valid. In addition, these results show that the designed unique gate circuit requires 0.5






Fig. 4 The suggested QCA memory in [26]




Fig. 6 The developed 1-bit CAM in [27]

Fig. 7 The suggested 1-bit

CAM in [9]

Proposed unique gate Memory unit -1.00M 1.00• . 0 K •• • • • • 0 0 1.00 00 0 0 0 0 0 0 0 0 0 0 0 0 •• R/W 0 • • • 000 0 0 ۲ ۲ • 1.00 .. 0000 .. . •• 0000 • ••• • • 0 • • • ••• I • • • •• • • ... 0 0 0 0 . ۲ . 0 C A ۲ . ۲ . -1.001.00 -1.00




Table 1 The operation table for the suggested unique gate

S	М	А	Q
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	1
1	Х	Х	1

Fig. 8 The developed two-input XOR gate





Fig. 10 The suggested content-

addressable memory **a** logic diagram **b** QCA layout



A Т Μ W/R Μ $Q = (A \odot M) + S$ S (a) ⊙ ⊙ ⊙ ⊙ • • W/RΙ S •• • • • • • • • • ۲ ۲ ۲ 1 • • •• \odot • • ۲ ۲ •• \odot • • • • • • • • •• • • •• 1 1 • • • • • • •• •• $\odot \odot \odot \odot$ \odot 0 🔶 1 \odot • • $\odot \odot \odot \odot$ ۲ •• ۲ • • \odot • • • • М •• • • • • • • $\odot \odot \odot \odot \odot \odot \odot$ • • Α \odot $\odot \odot \odot \odot \odot \odot \odot$. (b)

clock cycles. The implementation results of the unique gates are summarized in Table 3.

Based on these results, the suggested unique gate has benefits regarding area, cell count, and cost compared to that design in [9]. The developed unique gate has 67%, 33%, and 67% improvements regarding area, cell count, and cost, respectively, in comparison whit that design in [9].

4.3 The suggested content-addressable memory

Figure 13 displays the implementation results of the suggested content-addressable memory.

The implementation results demonstrate that the functionality of the developed CAM is valid. Furthermore, the developed content-addressable memory requires 0.5 clock cycles. Table 4 summarizes the implementation results of the CAM circuits.

	9	, 1999,	111 2999		499	4999	45999	1, 6999		9 4	8999	1, 19999,	1.1. 1999	91.1.1	1999	120001
max: 1.00e+000 B min: -1.00e+000																
	9	, 1999,	1.1. 2999		999	1999	45999	1, 6999		9.1.1	8999.1.	1, 19999,	1.1. 1999	9	1999	120001
max: 1.00e+000 A min: -1.00e+000				1												
	9	1999	1.1.2999		999	1999	45999	1, 6999		99.1.1	8999.1	1, 199999,	1.1. 11999	9	1999	120001
Untitled Bus		0	-	(1)		1}		0		0	<u> </u>	1		Ĩ		0
	9	1999	1.1.2999	 3	999	4999	45999	1, 6999		29.1.1	8999	1, 19999,	1.1. 11999	9	1999	120001
max: 9.50e-001 XOR min: -9.50e-001					:1 -						,		i'			1
	9	1999.	1.1. 2999		999	1999	45999	1, 6999	111.1799	29.1.1	8999.1	1, 19999,	1.1. 11999	9	1999	120001
max: 9.80e-022 Clock 0 min: 3.80e-023		T		F	-		1	\int	-	F		F	1	\int		

Fig. 11 The implementation results of the suggested XOR gate

Table 2The comparative tablefor two-input XOR gates

Ref	Cell count	Latency (Clock Cycle)	Area (µm ²)	Cost = Area*Latency (clock cycle)		
[37]	60	1.5	0.09	0.135		
[31]	54	1.5	0.08	0.12		
[38]	67	1.25	0.06	0.075		
[39]	29	0.75	0.03	0.0225		
[40]	14	0.5	0.012	0.006		
This paper	11	0.5	0.009	0.0045		

	<u>Ια</u> ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
max: 1.00e+000	
S min: -1.00e+000	
	Ι <u>α</u> ,,,,,,,Ι,000,,,,,,Ι2000,,,,,,Ι3000,,,,,,Ι4000,,,,,,Ι5000,,,,,Ι6000,,,,,Ι7000,,,,,Ι8000,,,,,Ι9000,,,,,Ι10000,,,,,Ι10000,,,,,Ι12000,,,,
max: 1.00e+000	
A min: -1.00e+000	
	ΙοΙορρΙορρΙορρΙορρΙορρΙτορρΙτορρΙτορρΙτορρΙτορρΙτορρΙτορρΙτορφΙτορφΙτορφΙτορφ
max: 1.00e+000	
M min: -1.00e+000	
	Ι <u>α</u> ,,Ι.Ιορρ,,Ι <u>20</u> ρρ,,Ι <u>30</u> ρρ,,Ι <u>40</u> ρρ,,Ι <u>50</u> ρρ,,Ι <u>50</u> ρρ,,Ι <u>70</u> ρρ,,Ι <u>80</u> ρρ,,Ι <u>90</u> ρρ,,Ι <u>10</u> ρρ,,Ι <u>11</u> ρρφ,,Ι <u>12</u> ρρφ,
Untitled Bus	$- \begin{pmatrix} 1 \end{pmatrix} - \begin{pmatrix} 0 \end{pmatrix} - \begin{pmatrix} 1 \end{pmatrix} - \begin{pmatrix} 0 \end{pmatrix} - \begin{pmatrix} 0 \end{pmatrix} - \begin{pmatrix} 1 \end{pmatrix} - \begin{pmatrix} $
	<u>[0</u> ,, 10ρρ,, 20ρρ,, 30ρρ,, 40ρρ,, 50ρρ,, 60ρρ,, 70ρρ,, 80ρρ,, 90ρρ,, 10ρρρ,, 11ρρρ,, 12ρρρ,
max: 9.54e-001	
min: -9.54e-001	
	<u>α</u> 10001 20001 30001 40001 50001 60001 80001 90001 90001 100000 1100001 120001 120001 120001 120001 120001 120001 1200001 1200001 1200001 1200001 1200001 120000000 120000000000000000000000
max: 9.80e-022 Clock 0 min: 3.80e-023	
max: 9.80e-022	I <u></u>
Clock 1 min: 3.80e-023	

Fig. 12 The implementation results of the designed unique gate

Table 3The implementationresults of the unique gates

Ref	Cell count	Area (µm ²)	Latency (Clock Cycle)	Cost=Area*Latency (clock cycle)	
[9]	21	0.03	0.5	0.015	
This paper	14	0.01	0.5	0.005	

Table 4The implementationresults of the CAM circuits

Reference	Cell count	Latency (Clock Cycle)	Area (µm ²)	Cost = Area*Latency (clock cycle)		
[28] (RAM)	158	2	0.16	0.32		
[26] (RAM)	109	1.75	0.13	0.227		
[5] (RAM)	88	1.5	0.08	0.12		
[27] (CAM)	100	2	0.14	0.28		
[9] (CAM)	46	0.5	0.04	0.02		
This paper (CAM)	37	0.5	0.03	0.015		




Fig. 13 The implementation results of the suggested CAM

Based on these results, the designed content-addressable memory has benefits regarding area, cell count, and cost in comparison with [5, 9, 26–28]. The proposed content-addressable memory has 25%, 20%, and 25% improvements compared

to that design in [9] regarding area, cell count, and cost, respectively. It should be noted that although the QCA technology overcomes the drawbacks of the traditional technologies such as CMOS technology, this technology also introduces new ones. Based on the research [41], a QCA cell's intrinsic switching time is on the order of terahertz. The real speed may be significantly lower, in the order of gigahertz and megahertz for molecular QCA and solid state QCA, respectively.

5 Conclusion

The QCA technology is the promising type of nanotechnology for the digital circuits' implementation. The CAM is also an especial type of memory cells that is suitable for high-speed searching applications. As a result, the implementation of efficient CAM circuit is interesting for researchers. This study investigated, presented and evaluated the novel QCA CAM circuit based on the novel unique gate and novel XOR gate that were developed in this study. The suggested QCA circuits were evaluated in the QCADesigner tool version 2.0.3. The implementation results proved that the suggested QCA CAM has 37 cells, 0.03 μ m² area, and 0.5 clock cycles. The comparison results demonstrated that the developed QCA circuits provided benefits compared to other QCA circuits with regard to area, cell count, and cost.

Declarations

Conflict of interest The authors stat that there is no conflict of interest.

Data availability The datasets are available from the corresponding author on reasonable request.

References

- Tahne, B.A., Naderi, A.: SLD-MOSCNT: A new MOSCNT with step–linear doping profile in the source and drain regions. Int. J. Mod. Phys. B 31(1), 1650242 (2017)
- Naderi, A., Ahmadmiri, S.A.: Attributes in the performance and design considerations of asymmetric drain and source regions in carbon nanotube field effect transistors: quantum simulation study. ECS J Solid State Sci. Technol. 5(7), M63 (2016)
- Naderi, A., Tahne, B.A.: Methods in improving the performance of carbon nanotube field effect transistors. ECS J Solid State Sci. Technol. 5(12), M131 (2016)
- Adelnia, Y., Rezai, A.: A novel adder circuit design in Quantumdot Cellular Automata technology. Int. J. Theor. Phys. 58(1), 184–200 (2019)
- Angizi, S., Sarmadi, S., Sayedsalehi, S., Navi, K.: Design and evaluation of new majority gate-based RAM cell in Quantum-dot Cellular Automata. Microelectron. J. 46(1), 43–51 (2015)
- Balali, M., Rezai, A., Balali, H., Rabiei, F., Emadi, S.: A novel design of 5-input majority gate in quantum-dot cellular automata technology. In: 2017 IEEE symposium on computer applications & industrial electronics (ISCAIE), IEEE, 13–16 2017
- Divshali, M.N., Rezai, A., Karimi, A.: Towards multilayer QCA SISO shift register based on efficient D-FF circuits. Int. J. Theor. Phys. 57(11), 3326–3339 (2018)

- Mokhtarii, R., Rezai, A.: Investigation and design of novel comparator in Quantum-dot Cellular Automata technology. J. Nano-Electron Phys. 10(5), (2018)
- Sadoghifar, A., Heikalabad, S.R.: A Content-addressable Memory structure using quantum cells in nanotechnology with energy dissipation analysis. Phys. B 537, 202–206 (2018)
- Rashidi, H., Rezai, A.: Design of Novel Efficient Multiplexer Architecture for Quantum-dot Cellular Automata. J. Nano-Electron. Phys. 9(1) (2017)
- Rashidi, H., Rezai, A., Soltany, S.: High-performance multiplexer architecture for Quantum-dot Cellular Automata. J. Comput. Electron. 15(3), 968–981 (2016)
- Asfestani, M.N., Heikalabad, S.R.: A novel multiplexer-based structure for random access memory cell in Quantum-dot Cellular Automata. Phys. B 521, 162–167 (2017)
- Asfestani, M.N., Heikalabad, S.R.: A unique structure for the multiplexer in Quantum-dot Cellular Automata to create a revolution in design of nanostructures. Phys. B 512, 91–99 (2017)
- Rashidi, H., Rezai, A.: Design of novel multiplexer circuits in QCA nanocomputing. Facta univ ser. Electron. Energ. 34(1), 105–114 (2021)
- Divshali, M.N., Rezai, A., Hamidpour, S.S.F.: Design of novel coplanar counter circuit in Quantum dot Cellular Automata technology. Int. J. Theor. Phys. 1–15 (2019)
- Balali, M., Rezai, A., Balali, H., Rabiei, F., Emadi, S.: Towards coplanar Quantum-dot Cellular Automata adders based on efficient three-input XOR gate. Res. Phys. 7, 1389–1395 (2017)
- Mokhtari, D., Rezai, A., Rashidi, H., Rabiei, F., Emadi, S., Karimi, A.: Design of novel efficient full adder architecture for Quantum-dot Cellular Automata technology. J. Nano-Electron. Phys. **31**(2), 279–285 (2018)
- Rashidi, H., Rezai, A.: High-performance full adder architecture in Quantum-dot Cellular Automata. J. Eng. 2017(7), 394–402 (2017)
- Balali, M., Rezai, A.: Design of low-complexity and high-speed coplanar four-bit ripple carry adder in QCA technology. Int. J. Theor. Phy. 1–13 (2018)
- Roshany, H.R., Rezai, A.: Novel efficient circuit design for multilayer QCA RCA. Int. J. Theor. Phys. 58(6), 1–13 (2019)
- Arani, I.E., Rezai, A.: Novel circuit design of serial-parallel multiplier in Quantum-dot Cellular Automata technology. J. Comput. Electron. 17(4), 1771–1779 (2018)
- Beigh, M.R., Mustafa, M.: Novel linear feedback shift register design in Quantum-dot Cellular Automata. Indian J. Pure Appl. Phys. (IJPAP) 52(3), 203–209 (2015)
- Niknezhad Divshali, M., Rezai, A.: Novel Circuits design for SISO shift register in QCA technology. J. Circuits Sys. Comput. (2021)
- Hayati, M., Rezaei, A.: Design and optimization of full comparator based on Quantum-dot Cellular Automata. ETRI J. 34(2), 284–287 (2012)
- Shiri, A., Rezai, A., Mahmoodian, H.: Design of efficient coplanar comprator circuit in Qca technology. Facta Univ Ser Electron Energ 32(1), 119–128 (2019)
- Hashemi, S., Navi, K.: New robust QCA D flip flop and memory structures. Microelectron. J. 43(12), 929–940 (2012)
- Heikalabad, S.R., Navin, A.H., Hosseinzadeh, M.: Content addressable memory cell in Quantum-dot Cellular Automata. Microelectron. Eng. 163, 140–150 (2016)
- Walus, K., Vetteth, A., Jullien, G., Dimitrov, V.: RAM design using quantum-dot cellular automata. In: IEEE Nano 2003 Conference 2003 160–163 2003
- Fam, S.R., Navimipour, N.J.: Design of a loop-based random access memory based on the nanoscale Quantum dot Cellular Automata. Photon. Netw. Commun. 37(1), 120–130 (2019)

- Norouzi, A., Heikalabad, S.R.: Design of reversible parity generator and checker for the implementation of nano-communication systems in Quantum-dot Cellular Automata. Photon. Netw. Commun, 1–13 (2019)
- Hashemi, S., Farazkish, R., Navi, K.: New Quantum dot Cellular Automata cell arrangements. J. Comput. Theor. Nanosci. 10(4), 798–809 (2013)
- Grosspietsch, K.-E.: Associative processors and memories: a survey. IEEE Micro 12(3), 12–19 (1992)
- Kohonen, T.: Content-addressable memories, vol. 1. Springer Science & Business Media, (2012)
- Meribout, M., Ogura, T., Nakanishi, M.: On using the CAM concept for parametric curve extraction. IEEE Trans. Image Process. 9(12), 2126–2130 (2000)
- Robinson, I.N.: Pattern-addressable memory. IEEE Micro 12(3), 20–30 (1992)
- Lent, C.S., Tougaw, P.D., Porod, W., Bernstein, G.H.: Quantum Cellular Automata. Nanotechnol. 4(1), 49 (1993)
- 37. Niemier, M.T.: Designing digital systems in Quantum Cellular Automata. University of Notre Dame (2000)
- Angizi, S., Alkaldy, E., Bagherzadeh, N., Navi, K.: Novel robust single layer wire crossing approach for exclusive or sum of products logic design with quantum-dot cellular automata. J. Low Power Electron. 10(2), 259–271 (2014)
- Chabi, A.M., Sayedsalehi, S., Angizi, S., Navi, K.: Efficient QCA exclusive-or and multiplexer circuits based on a nanoelectroniccompatible designing approach. International scholarly research notices 2014 (2014).
- Chabi, A.M., Roohi, A., Khademolhosseini, H., Sheikhfaal, S., Angizi, S., Navi, K., DeMara, R.F.: Towards ultra-efficient QCA reversible circuits. Microprocess. Microsyst. 49, 127–138 (2017)
- Stanisavljević, M., Schmid, A., Leblebici, Y.: Nanotechnology and Nanodevices. In: Reliability of Nanoscale Circuits and Systems. pp. 19–34. Springer, (2011)

Publisher's Note Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Springer Nature or its licensor (e.g. a society or other partner) holds exclusive rights to this article under a publishing agreement with the author(s) or other rightsholder(s); author self-archiving of the accepted manuscript version of this article is solely governed by the terms of such publishing agreement and applicable law.



Mohammad Enayati is an M.S student in Electrical engineering from ACECR institute of higher education, Isfahan branch, Isfahan, Iran. He received B.S degree in Electrical engineering from Sepahan institute of higher education, Isfahan, Iran in 2011. His research interests include QCA, nanoelectronics and digital circuits.





Abdalhossein Rezai is an associate professor in University of science and culture, Tehran, Iran. He received Ph.D. degree in electrical engineering from Semnan University, Semnan, Iran in 2013, M.S. and B.S. degree in electrical engineering from Isfahan University of technology, Isfahan, Iran in 1999, and 2001, respectively. His research interests include VLSI design, nanoelectronics, computer arithmetic, cryptography engineering and WBAN.

Asghar Karimi is a member of ACECR institute of higher education, Isfahan branch, Isfahan, Iran. He received M.S. degree in computer engineering from Amir Kabir University of technology, Tehran, Iran in 1997 and B.S. degree in electrical engineering from Isfahan University of technology, Isfahan, Iran in 2009. His research interests include VHDL design, nanoelectronics, computer arithmetic, computational complexity, cryptography engineering and Microcontroller.