REVIEW

# High- $\kappa$  dielectrics and advanced channel concepts for Si MOSFET

Mo Wu · Y. I. Alivov · Hadis Morkoc

Received: 3 December 2007 / Accepted: 20 March 2008 / Published online: 2 May 2008 Springer Science+Business Media, LLC 2008

Abstract With scaling of the gate length downward to increase speed and density, the gate dielectric thickness must also be reduced. However, this practice which has been in effect for many decades has reached a fundamental limitation because gate dielectric thicknesses in the range of tunneling have been reached with the  $SiO<sub>2</sub>$  dielectric layer for MOS-FETs. Consequently, the gate dielectrics with higher dielectric constants, dubbed the "high- $\kappa$ ", which allow scaling with much larger thicknesses have become active research and development topics. In this review technological issues associated with the likely high- $\kappa$  materials which are under consideration as well as challenges, and solution to them, they bring about in the fabrication of Si MOSFET are discussed. Moreover, in order to squeeze more speed out of CMOS, channels for both  $n-$  and  $p$ -type MOSFET enhanced with appropriate strain and the concepts behind them are discussed succinctly. Finally, the longer term approach of replacing Si with other channel materials such as GaAs (InGaAs) for *n*channel and Ge for p-channel along with technological developments of their preparation on Si and likely gate oxide developments are treated in some detail.

# 1 Introduction

Since the inception of the integrated circuit in 1959, the Si based semiconductor industry has enhanced the

M. Wu  $(\boxtimes) \cdot Y$ . I. Alivov  $\cdot$  H. Morkoc Departments of Electrical and Computer Engineering and Physics, Virginia Commonwealth University, P.O. Box 863068, Richmond, VA 23284-3068, USA e-mail: wum4@vcu.edu

H. Morkoc¸ e-mail: hmorkoc@vcu.edu performance of integrated circuit following Moore's law [\[1](#page-32-0)]. By about 1965, Gordon Moore observed that for silicon-based integrated circuits the number of transistors per square centimeter doubled every 12 months. The doubling took hold in the industry and the industry even at the time of the writing lives or dies by the observation providing a tremendous impetus to stay on or about the line extrapolated by Moore's law. Actually, throughout the 1970s and 80s, the doubling time was closer to 18 months. However, for the past few years, the doubling time has retuned to about 12 months. Having to follow Moore's law for the past four decades forced the leading-edge companies to manufacture devices with feature sizes below 100 nm (will be approaching even under 10 nm). As can be expected, with shrinking dimensions we have arrived at a point where the device structures, device concepts, choice of dielectrics, etc., used would have to be reevaluated.

At the heart of the Si revolution, is the metal oxide semiconductor FET, MOSFET. Use of  $n-$  and  $p$ -channel varieties in unison is the basis for complementary MOS-FET. Integrated circuit fabrication based on MOSFET relies on amorphous, thermally grown  $SiO<sub>2</sub>$  as a gate dielectric. The  $Si:SiO<sub>2</sub>$  system offers several important materials properties (and therefore electrical properties) including a stable thermodynamic  $Si:SiO<sub>2</sub>$  interface in addition to superb electrical insulation and interfacial bonding properties. In modern CMOS technology, defect charge densities associated with the  $Si:SiO<sub>2</sub>$  interface are on the order of  $10^{10}/\text{cm}^2$ , mid-gap interface state densities are about  $10^{10}/\text{cm}^2$  eV, and hard breakdown fields in excess of 10 MV/cm are routinely obtained and are therefore expected regardless of the device dimensions. These outstanding electrical properties clearly present a significant challenge for any alternative gate dielectric candidate.

With scaling, however, in order to avoid severe short channel effects  $SiO<sub>2</sub>$  must be reduced to the point that leakage current becomes unacceptable. Therefore, a replacement for  $SiO<sub>2</sub>$  must be found. In more detail, with increasing demand for increased speed and device density, the device dimensions are continually scaled down following what is termed as the Moore's law. However, reduction of gate dimensions, the corner stone of which is the reduction of the gate or the channel length, requires decreasing oxide thickness in order to prevent the short channel effect and or render it manageable. The thinness required by  $SiO<sub>2</sub>$  even before the 65 nm node technology (projected to go down to 16 nm by 2016) and lower technology is such that direct tunneling, therefore the undesirable gate leakage current is substantial and increases exponentially with decreasing thickness. This calls for other dielectrics with much higher dielectric constants, thus the term high- $\kappa$  dielectrics which allow maintenance of the gate oxide capacitance (or the inversion capacitance) needed for reducing short channel effects while still using sufficiently thick oxide layers to prevent current conduction through it. Being such a crucial part of the highly successful CMOS technology naturally paved the way for extensive research and developmental activities to find a replacement for  $SiO<sub>2</sub>$ . At the very minimum, in addition to compatibility with CMOS processing, the high- $\kappa$  dielectric must have a large dielectric constant, large band discontinuity for both the conduction and valence bands which means large bandgap and low interface and bulk trap density. In this review, after making the case for a different gate dielectric, brought about by scaling trends, various gate dielectrics that have and or are being explored with their associated technologies will be discussed. Because processing is an integral part of any CMOS development, this issue will be discussed as well. This then will pave the way for a discussion of the techniques used to increase speed performance of CMOS as well as the methods under consideration beyond Si channels and gate dielectric related developments.

In this review paper, at first we concern about the growth issues for the high- $\kappa$  materials. Then we will focus on the fabrication and processing issues for them. At last the high- $\kappa$ dielectric materials properties and the integration of the high- $\kappa$  materials with the MOSFET engineering will be discussed. The second motivation of this review paper is to discuss the channel materials and how to increase the MOSFET running speed. We will discuss the GaAs and Ge channel materials for the replacement of the Si  $n-$  and  $p-$ MOS.

#### 2 Scaling and need for high- $\kappa$  dielectrics

Following a dramatic ride, characterized by exponential growth, spanning over several decades with relentless scaling to ever smaller dimensions for higher packing density, faster circuit speed, and lower power dissipation, CMOS technology has become the dominant technology for very large scale integration (VLSI). These advances led to computers and networks with far superior performance and dramatically reduced cost per function. In fact it can safely be stated that the semiconductor manufacturing is the only one that provides better performance for less with each passing day. As the device dimensions are scaled downward for increased speed and reduced area per device, avoidance of short channel effects dictate that the oxide thickness be reduced. And finally, the industry is encountering fundamental and technological challenges, some fundamental in nature, which it did not face before [[2\]](#page-32-0).

Until present, the CMOS circuit experienced scaling with little or no concern about fundamental limits. Accompanying developments included halo-doping of source and drain (1985), which paved the way for scaling of the channel lengths down to  $\sim 0.1$  µm, the basic device structure and thus physics underlying the operation of the MOSFET has remained substantially unchanged over all these years. Together several factors make further evolutionary change difficult for sub-0.1  $\mu$ m gate lengths such as lithography, controlling diffusion profiles, and generating sufficiently shallow and low-resistance contacts. However, new limits in fundamental nature are being faced, among which are tunneling through thin oxides and narrow depletion layers, as well as increasing variability in device characteristics caused by random impurities due to much reduced device volume. Among these factors, the gate oxide leakage current is considered the most restrictive. Gate oxide thickness must be reduced as channel length is reduced to avoid short channel effects (simply loss of drain current control by the gate bias and increased effect of drain bias on drain current even in what would otherwise has been the saturation regime). This causes a reduction in the ON/OFF current ratios (i.e. exponentially larger offstate drain currents for a given on-state current). Moreover, reduced oxide thicknesses result in increased gate leakage current which is a formidable problem particularly for large density circuits. In addition to the leakage current, the reverse short channel effect is another point of attention for scaling. Halo doping near the source and drain terminals in a submicron MOSFET serves to reduce the size of the depletion region in the vicinity of these junctions. For short channel lengths the halo doping of the source overlaps with that of the drain, increasing the average channel doping concentration, and thus increasing the threshold voltage. This increased threshold voltage requires a larger gate voltage for channel inversion. The conventional  $SiO<sub>2</sub>$  thin gate dielectric cannot withstand the higher gate voltage bias in a submicron MOSFET.

The thinness required by  $SiO<sub>2</sub>$  even before the 65 nm node technology (the actual gate length is projected to go down to 6 nm by 2020) (Fig. 1) and lower technology is such that direct tunneling, therefore the undesired gate leakage (Fig. 2) becomes substantial and increases exponentially with decreasing thickness. This calls for other dielectrics with much higher dielectric constants, thus the term high- $\kappa$  dielectrics which allow maintenance of the gate oxide capacitance (or the inversion capacitance) needed for reducing short channel effects while still using sufficiently thick oxide layers to prevent current conduction through it (Fig. 3). The benefits of high- $\kappa$  dielectrics can clearly be gleaned from Eq. 1 where in the equivalent thickness for a certain gate capacitance made of  $SiO<sub>2</sub>$  can the increased by a factor of  $\left(\epsilon_{\text{high-}\kappa}^{\beta}\right) / \left(\epsilon_{\text{SiO}_2}\right)$ . Approximating the dielectric constant of  $\overrightarrow{SiO_2}$  with 4, a 1 nm thick



Fig. 1 Gate length (Lg) scaling (data from 2005 and 2020 ITRS) (The International Technology Roadmap for Semiconductors)



Fig. 2 Details of electron tunneling through the oxide



Fig. 3 Simplified cross-section of high- $\kappa$  gate dielectric stack

 $SiO<sub>2</sub>$  gate dielectric (referred to as the equivalent thickness) can be replaced with a 4 nm thick high- $\kappa$  dielectric with a relative dielectric constant of 16.

$$
t|_{\text{eq}} = t|_{\text{SiO}_2} \frac{\varepsilon|_{\text{high}-\kappa}}{\varepsilon|_{\text{SiO}_2}} = t|_{\text{SiO}_2} \frac{\varepsilon|_{\text{high}-\kappa}}{3.9} \tag{1}
$$

Finding a material to replace  $SiO<sub>2</sub>$  is a more than just a formidable challenge because  $SiO<sub>2</sub>$  is nearly a perfect dielectric whose only drawback is the relatively low  $\varepsilon$ , and it turned out to be the major issue placing a roadblock on the long and successful saga of  $SiO<sub>2</sub>$  dating back to birth of the microelectronics industry based on Si. Despite the fact that there are many dielectrics with much higher dielectrics constant  $\varepsilon$  (20–100) at present than that of SiO<sub>2</sub> it is a formidable task to replace  $SiO<sub>2</sub>$  because of such issues as lower channel-dielectric interface quality, reliability, high leakage current. To reiterate the main criteria for a gate dielectric include band offsets that block hot charge carriers, chemical stability in contact with both the silicon substrate and the gate material, and low density of interface and bulk states. Attempts to introduce high- $\kappa$  dielectrics into CMOS technology began as early as 70–80s, but was delayed because of their high defect concentrations, particularly O vacancies, which resulted in charge trapping, transient threshold voltage shifts, and a degradation of Si carrier mobility due to Coulombic scattering. There have been several excellent review papers on different aspects of high- $\kappa$  dielectrics [[3,](#page-32-0) [4](#page-32-0)] but the field is progressing very rapidly and is on the verge of converging on a successful replacement for  $SiO<sub>2</sub>$ . De Almeida and Baumvol [[4\]](#page-32-0) analyzed in details reaction and diffusion properties of dielectric/gate and dielectric/channel interface. Wilk et al. [\[3](#page-32-0)] reviewed the status of the of the high- $\kappa$  dielectric studies, vista 2000, which was followed by a similar review by Wallace and Wilk [[5\]](#page-32-0), vista 2003, with some updates. Since this area of research is studied very intensively, for past few years a great number of publications on high- $\kappa$ dielectrics appeared, which warrants a reexamination of the

field at least succinctly. In deference to what has already been reported, the focus of the present discussion will be on the very recent progress.

 $HfO<sub>2</sub>$  and  $ZrO<sub>2</sub>$  high- $\kappa$  dielectric oxides have received greater interest, commensurate with a large number of reports which has been made devoted to these materials. Also an old timer, Ge, has gained increased attention as a channel material for high mobility FET devices, due to higher low-field intrinsic carrier mobility than that of silicon. Thus, this semiconductor has been the focus of research for many groups and it was used as a substrate for high- $\kappa$  dielectric growth, therefore, problems facing these materials as a channel layer for high- $\kappa$  dielectrics in the context of MOSFETs will be discussed in this section. Also the issues related to the passivation and etching of high- $\kappa$ dielectrics will be discussed.

There are different requirements for DRAMs and metal– oxide–semiconductor field-effect transistor (MOSFET) applications. This then follows that depending on the aim there are different requirements for the dielectric layers to be grown as well. For example, memory capacitors require low leakage current and high capacitance density (per unit area) for charge storage, but the interface quality is not as critical as the switching device. Some level of control of the interface is required primarily to limit interfacial reactions to keep the total capacitance high. Since the main purpose of the capacitor is to store charge, current transport along the interface is not critically important. Also no electric field penetration is required below the bottom electrode. Thus, the key parameters to optimize for DRAMs applications are the leakage current and the dielectric constant, making the main the purpose is to obtain films with dielectric constant (high- $\kappa$ ) and low leakage current. In contrast, the main requirement of a MOSFET device is that electric field penetrates into the Si channel to modulate carrier transport, and therefore, the quality of the dielectric-channel interface must be very high.

The dielectric layer should be uniform in crystalline structure and in physical properties. For this reason the dielectric layer should be either amorphous or extremely high quality single crystalline. All  $SiO<sub>2</sub>$  dielectric layers used in SiO<sub>2</sub>/Si based MOSFET and DRAM technologies today are in the amorphous state. There are a number of factors which favor amorphous layers: (i) there is only a single amorphous structure for a given composition that implies uniform physical properties; (ii) there are no dislocations or grain boundaries; (iii) stress can be eliminated by moderate topological variations in a random network rather than through misfit dislocations; (iv) a continuous random network tends to minimize electrically active defects. For these reasons less than simply perfect crystallization is an undesirable feature since it introduces non-

uniformities in the scale of grain size. Polycrystalline dielectrics have non-uniform leakage distribution and can give rise to large statistical variations for nanometer sized device across the chip. Because the grain boundaries in crystallized gate dielectrics can serve as pathways for Si, oxygen and or dopant diffusion in or out of the gate the gate dielectric, whichever is applicable, and even to the channel region in the silicon bulk, it is imperative that they be reduced and if not totally eliminated.

There are a number of high- $\kappa$  dielectrics, which have been and or are actively being pursued for replacing  $SiO<sub>2</sub>$ . A list of dielectrics and their physical properties such as the dielectric constant, band gap, conduction band offsets relative to Si and Ge, and crystal structures is tabulated in Table [1](#page-4-0). Beyond silicon dioxide  $(SiO<sub>2</sub>)$  and silicon nitride  $(Si<sub>3</sub>N<sub>4</sub>)$ , a number of high- $\kappa$  dielectric candidates such as gadolinium oxide  $(Gd_2O_3)$  [\[6](#page-32-0)], magnesium oxide  $(MgO)$ [\[7](#page-32-0)], erbium oxide (Er<sub>2</sub>O<sub>3</sub>) [\[8](#page-32-0)], neodymium oxide (Nd<sub>2</sub>O<sub>3</sub>) [\[9](#page-32-0)] praseodymium oxide  $Pro_2$  [\[10](#page-32-0)], cerium oxide  $(CeO_2)$ [\[11](#page-32-0), [12](#page-32-0)], aluminum oxide  $(Al<sub>2</sub>O<sub>3</sub>)$ , lanthanum aluminum oxide (LaAlO<sub>3</sub>), La<sub>2</sub>O<sub>3</sub> (lanthanum oxide) [\[13](#page-32-0), [14](#page-32-0)], yttrium oxide  $(Y_2O_3)$  [[15\]](#page-32-0), tantalum pentoxide (TaO<sub>5</sub>) [\[16](#page-32-0), [17](#page-32-0)], titanium dioxide (TiO<sub>2</sub>) [\[18](#page-32-0)], zirconium dioxide (ZrO<sub>2</sub>) [\[19](#page-32-0)], zirconium silicate  $(ZrSiO<sub>4</sub>)$  [[20\]](#page-32-0), hafnium oxide  $(HfO<sub>2</sub>)$  [[21,](#page-32-0) [22\]](#page-32-0) hafnium silicate (HfSiO<sub>4</sub>) [\[23](#page-32-0)], dysprosium oxide  $(Dy_2O_3)$ , strontium titanate (SrTiO<sub>3</sub>), etc. have been proposed and investigated with  $HfO<sub>2</sub>$  getting special attention.

To be amenable to commercial production, high- $\kappa$ materials for both capacitors and transistors must simultaneously satisfy a set of requirements such as low leakage current, large band offsets with Si, chemical and thermal stability, and low density of interface states. The  $TiO<sub>2</sub>$  and Ta<sub>2</sub>O<sub>5</sub> systems have been heavily studied for high- $\kappa$ applications owing to their high permittivity of  $\kappa = 30$ – 110, depending on the crystal structure and method of deposition. However, these dielectrics suffer from such ailments as high leakage current and relatively poor chemical stability. Among the above mentioned potential candidates to replace  $SiO<sub>2</sub>$  as the gate dielectric, hafnium dioxide  $(HfO<sub>2</sub>)$  and somewhat early on zirconium dioxide  $(ZrO<sub>2</sub>)$  were found to be the most promising combining high dielectric permittivity and thermal stability with low leakage current due to a reasonably high barrier height that limits electron tunneling. Various pertinent properties of the abovementioned oxides are also tabulated in Table [1](#page-4-0) with a graphical representation of the known band alignment between Si and various high- $\kappa$  dielectrics shown in Fig. [4](#page-4-0). Currently  $HfO<sub>2</sub>$  is under intensive investigations with the emphasis being placed on interface states, gate compatibility, structural, physical and chemical stability at both the gate electrode/dielectric and dielectric/channel interfaces, and process compatibility.

growth techniques such as reactive thermal evaporation [\[26](#page-32-0)], atomic layer deposition (ALD) [[27,](#page-33-0) [28](#page-33-0)], chemical vapor deposition (CVD) [[29,](#page-33-0) [30](#page-33-0)], pulsed-laser deposition (PLD) [[31\]](#page-33-0), and molecular beam-epitaxy (MBE) [[32,](#page-33-0) [33\]](#page-33-0) have all been employed in many efforts to obtain highquality high- $\kappa$  dielectric thin films. The properties of the thin films so produced have been reported to be closely dependent on the growth method. Studies to glean an understanding of any correlation amongst the properties of the films, the interfacial layers, and growth conditions have been undertaken. Let us now discuss the deposition methodologies applied to high- $\kappa$  dielectrics. Below a succinct review of the above mentioned deposition techniques to high- $\kappa$  material is given.

# 3.1 Atomic layer deposition (ALD)

The atomic layer deposition (ALD) is one of the methods for preparing ultra thin metal-oxide layers with excellent electrical characteristics and near-perfect films because of the layer-by-layer nature of the deposition kinetics. An ideal ALD process proceeds as a self-limiting mechanism. The growth surface becomes saturated with the governing precursor so that the deposition automatically self-limits at one or two monolayers. ALD is carried out by the surface exchange reactions between the chemisorbed metal-containing precursor fragments and adsorbed nucleophilic reactant molecules. Therefore, the growth rate is

<span id="page-4-0"></span>





Because gate oxide is the most critical component of a MOSFET, extremely reliable high-quality high- $\kappa$  gate dielectric thin films are imperative. For this reason gate oxide film growth of the films is a very important issue and as such received considerable attention. Several thin film

high- $\kappa$  dielectric materials and Si along with the well known SiO<sub>2</sub> and

3 High- $\kappa$  dielectric layer growth

 $Si<sub>3</sub>N<sub>4</sub>$ 

independent of the precursor dose but surface-controlled. The ALD mechanism involves a full cycle [[34\]](#page-33-0), and one cycle consists of four steps, namely supplying the first and second precursor gases to the surface repeatedly and alternatively until a film of desired thickness is obtained, as shown in Fig. 5. In this 4-step ALD process, the substrate surface is first exposed to a pulse of the first precursor and the chemical absorption of the first precursor is allowed to take place on the substrate surface. Then, an inert gas is allowed into the growth chamber to remove the remaining and un-reacted precursors. Thirdly, the second precursor is introduced into the chamber and allowed to react with the precursor absorbed on the substrate surface. A complete atomic layer deposition takes place during this step. Lastly, the inert gas is allowed into the growth chamber again to expel the gaseous reaction by-products and un-reacted precursors.

Similar to other CVD processes, there are many key factors with which one must be concerned and must opti-mize. Suntola et al. [[35](#page-33-0)] introduced the concept of "ALDwindow'' to indicate the temperature range where thin film growth proceeds by surface control in an ALD-mode, just as shown Fig. 6. Outside the ALD-window, the growth is



Fig. 5 Schematic illustration of an ALD growth cycle (1–4) leading to the formation of an imaginary binary oxide film of metal (white circle) and oxygen (gray circle). L refers to the precursor ligand [[34](#page-33-0)]



Fig. 6 Scheme of (a) an ALD processing window limited by (b) precursor condensation, (c) insufficient reactivity, (d) precursor decomposition and (e) precursor desorption. If the deposition rate is dependent on the number of available reactive sites as in (f), actual ALD window cannot be observed [\[34](#page-33-0)]

limited by precursor condensation, decomposition, and insufficient reactivity.

As mentioned above, in this so-called surface-controlled ALD mechanism, the growth rate is independent of the precursor pulse length (dose). The only requirement is that there are sufficient precursor molecules (more is fine) to satisfy the adsorption sites on the surface. The excess and un-reacted precursors are then blown away by inert gas purging. However, many of the recently used organometallic precursors for oxide films do not exhibit a distinct ALD window. Thus, the deposition rate in these processes is dependent on the temperature, while the self-limiting feature of the ALD processes remains. Furthermore, this method is known to have a relatively high concentration of residual impurities due to the use of precursors and thus is unfavorable to the quality of the gate dielectric. From this point of view, we can see that the choice of the precursor is very pivotal in improving the crystal quality of ALD grown films.

Many varieties of precursors have been used for the high- $\kappa$  dielectric material deposition in an attempt to find the optimal growth window for each of the various oxide materials and reduce the by-product contamination. In the case of the most popularly studied high- $\kappa$  oxides, ZrO<sub>2</sub> and HfO2, halide, metal alkoxide, and alkylamide precursors have been widely used for the ALD growth. For instance, the halide precursors  $ZrCl_4$  [\[36](#page-33-0)],  $ZrI_4$  [[37\]](#page-33-0), HfCl<sub>4</sub> and HfI<sub>4</sub> [\[37](#page-33-0)] have been used for the crystalline  $ZrO<sub>2</sub>$  and  $HfO<sub>2</sub>$  film deposition by ALD. Aarik et al.  $[38]$  $[38]$  used HfCl<sub>4</sub> and H<sub>2</sub>O as the precursors and found that the layer-by-layer growth is self-limiting at temperatures above  $180^{\circ}$ C. By using the same precursor, Cho et al. [[39\]](#page-33-0) found that the film thicknesses decreased with increasing deposition time after reaching a certain maximum value at 300  $^{\circ}$ C and 400  $^{\circ}$ C due to the enhanced dissolution of  $SiO<sub>x</sub>$  into the growing films at these temperatures.

Kukli et al. [\[40](#page-33-0)] used the alkoxide complex  $[Hf(mmp)_4]$ and  $H_2O$  precursor to deposit  $HfO_2$  on borosilicate glass and Si(100) substrates by ALD in the temperature range of 275–425  $\degree$ C. It was shown that the adsorption of hafnium complex was not entirely self-limiting, probably because of the thermal decomposition of the precursors. Crystalline films containing the monoclinic  $HfO<sub>2</sub>$  phase were grown at temperatures exceeding  $300-325$  °C. The C-V curves of the as-deposited films (Fig. 7) showed a clockwise hysteresis due to the presence of positive mobile charge in the films. The voltage shift is in the range of 0.5–1 V. The effective permittivities of the dielectrics in  $Al/HfO<sub>2</sub>/Si$ structures varied between 12 and 17. The refractive index measurement shows a value about 1.8–2.0, which is less than the value (2.0–2.2) obtained from the samples deposited by using the  $HfCl<sub>4</sub>$  precursor. This means that the alkoxide complex  $[Hf(mmp)_4]$  precursor led to less dense films than those grown from  $HfCl<sub>4</sub>$ .

Lee et al. [\[41](#page-33-0)] obtained  $HfO_{2}-Al_{2}O_{3}$  films with EOT 22.5 Å and low leakage current  $(1.0 \text{ fA/cell at } 1.65 \text{ V})$  by using the liquid alkylamide complex  $[Hf(NMEEt)_4]$  precursors. Additionally, the  $HfCl<sub>4</sub>$  precursor also has been tried and compared with the  $[Hf(NMEEt)_4]$  precursor. Compared with the HfCl<sub>4</sub> precursor, the ALD grown  $HfO<sub>2</sub>$ dielectric films have better step coverage and higher throughput. Relying on these results, those authors stated that the  $HfCl<sub>4</sub>$  precursor has two major drawbacks. The first one is the poor step coverage. The second one is that the saturation time of the self-limiting reaction for  $HfCl<sub>4</sub>$ which is directly proportional to the process time is longer than that of the  $[Hf(NMeEt)_4]$  precursor.



Fig. 7 Capacitance–voltage and dissipation curves measured for Al/  $HfO<sub>2</sub>/SiO<sub>2</sub>/p-Si(100)$  deposited by ALD using [Hf(mmp)<sub>4</sub>] and H<sub>2</sub>O precursor with capacitor at AC signal frequency of 500 kHz [\[40\]](#page-33-0)

Amorphous praseodymium oxide  $(Pro<sub>2</sub>)$  films have been explored as well for gate oxides. Kukli et al. [[42\]](#page-33-0) have grown the  $Pro_2$  amorphous films on Si (100) substrates in the temperature range 200–400  $\degree$ C by using  $Pr[N(SiMe<sub>3</sub>)<sub>2</sub>]$ <sub>3</sub> belonging to the trigonal-bipyramidal coordinated lanthanide (III) system and  $H_2O$  as the precursor. Crystallization was attained after annealing at 900– 1000 °C, and X-ray diffraction data indicated that the composition of the films was  $Pr_{9,33}(SiO_4)_6O_2$ . In addition, the films were found to contain considerable amounts of residual hydrogen and residual or diffused silicon. The effective permittivity of 70–100 nm thick films was in the range of 14–16. Annealing at 800  $^{\circ}$ C in nitrogen increased the effective permittivity slightly to 15.6–21 and decreased the rechargeable trap density. It is evident in Fig. 8 that annealing at 800 °C caused the capacitance to increase and the hysteresis voltage shift decrease. There are two reasons for the reduction in capacitance. Firstly, after annealing a  $SiO<sub>2</sub>$  interfacial layer is formed. Secondly, the Si atoms diffuse into the metal oxide followed by the oxidation of the diffused Si. The differences in the electrical properties after nitrogen and air (oxygen-assisted) annealing could be attributed to the differences in the microstructure formation. Wakiya et al. [[43\]](#page-33-0) suggested that for slightly oxygendeficient  $Pro<sub>2</sub>$  the annealing atmosphere caused different phase transitions. In nitrogen ambient, the C-type rare earth structure was detected between 700  $^{\circ}$ C and 1000  $^{\circ}$ C before the decomposition of the defect fluorite into the A-type rare earth structure. In oxygen ambient, however, such a transition was not detected.

We have so far discussed the ALD deposition of the  $HfO<sub>2</sub>$ ,  $ZrO<sub>2</sub>$  and  $PrO<sub>2</sub>$  with aid of precursors. The critical issue for improving the oxide quality seems to center



Fig. 8 Capacitance–voltage curves of Al/PrO<sub>x</sub>/Si capacitors based on 100 and 78 nm thick  $Pro_x$  films grown on HF etched Si(100) at 250 and 300 °C, respectively, in as-deposited and annealing states. Labels denote the growth temperature and annealing ambient. Annealing was carried out at 800 °C for 1 min in  $N_2$  and 3–4 min in air [[42](#page-33-0)]

around the choice of precursors with lower contamination and ability to self-limit. In addition to  $HfO<sub>2</sub>$ ,  $ZrO<sub>2</sub>$  and PrO2, other oxide films prepared by ALD deposition and various precursors have been reported. The details for them will not be discussed here due to space limitation. However, those oxides along with the precursors used for their growth are listed in Table 2.

## 3.2 Pulsed-laser deposition (PLD)

 $HfO<sub>2</sub>$ ,  $ZrO<sub>2</sub>$  and  $PrO<sub>2</sub>$ 

The pulsed-laser deposition (PLD) method is also increasingly being utilized to prepare a wide variety of high- $\kappa$  dielectric materials in thin-film form owing to its simplicity and fast deposition rate [\[31](#page-33-0)]. More importantly, PLD is known for the quality of the layers grown at relatively low substrate temperatures among the thin-film deposition methods. Ratzke et al. [[49\]](#page-33-0) applied PLD to deposit the thin films of high- $\kappa$  praseodymium oxide (PrO<sub>v</sub>) and hafnium oxide  $(HfO<sub>x</sub>)$  on Si substrates using the third harmonic of a Nd:YAG laser for ablation. In this investigation, the two oxide materials were compared with their morphology, chemical composition, and crystalline structure, in particular that at the interface, in mind. The effect of the deposition temperature was also investigated. Both oxide films were observed to exhibit a grainy structure when deposited at substrate temperatures below  $750 °C$ with the grain size increasing from 40 nm at room temperature to about 100 nm at 750 °C. The  $Pro_y$  films were noted to be much more uniform than  $HfO<sub>2</sub>$ .  $HfO<sub>2</sub>$  showed increasingly larger holes which penetrated several nanometers into the silicon substrate. In addition, the interface was noted as being significantly different for both materials; a silicate formation for  $Pro<sub>v</sub>$  and a rich abundance of  $SiO<sub>2</sub>$  and a silicide for HfO<sub>2</sub>.

Desbiens and El Khakani [\[50](#page-33-0), [51\]](#page-33-0) have grown high- $\kappa$ silicon oxynitride  $(SiO_xN_y)$  thin films by using a hybrid deposition process. Those authors combined the PLD plume of silicon species in an oxygen background with a remote plasma-based atomic nitrogen source (ANS) to complete the growth to help increase nitrogen incorporation into the  $SiO<sub>x</sub>N<sub>y</sub>$  films. At the highest N content (35%), the films exhibited a high- $\kappa$  value of about 9.5 and a breakdown field as high as 19 MV/cm. The Poole–Frenkel emission with compensation was noted to dominate the conduction mechanism in the  $SiO<sub>x</sub>N<sub>y</sub>$  films, which typically leads to current leakage. It was noted that the dielectric



properties of the  $SiO<sub>x</sub>N<sub>y</sub>$  thin films could be improved by adding more N, which increases the Si–N bond in the films.

Zirconium silicate films on  $n-Si$  (100) substrates with  $EOT = 1.65$  nm have been achieved by using the PLD [\[52](#page-33-0)]. After a rapid thermal annealing (RTA) in  $N_2$  at 800 °C, the films remained amorphous. However, the amorphous  $Zr$  silicate crystallized at 830 °C and the 900 °C RTA led to the phase separation.

Kitai et al. [[53\]](#page-33-0) deposited several lanthanoid oxide thin films such as those of PrO<sub>x</sub>,  $Sm_2O_3$ ,  $Tb_4O_7$ ,  $Er_2O_3$  and  $Yb_2O_3$  on Si(100) wafers by PLD. PrO<sub>x</sub> film showed thinner (EOT) and lower leakage current. A  $Pro<sub>x</sub>$  thin films with EOT of 4.4 nm prepared at room temperature in high vacuum showed only slight growth of the interfacial layer, with a large hysteresis. After annealing at  $600 °C$ , the leakage current and the hysteresis improved. An EOT of 2.6 nm and a leakage current density of  $2 \times 10^{-3}$  A/cm<sup>2</sup> at  $-1$  V were achieved after a 600 °C annealing step.

### 3.3 CVD growth

Metal orgranic chemical vapor deposition (MOCVD), which is distinguished from CVD by the organometallic sources used, has been widely used in the epitaxy of semiconductor materials and their heterostructures. Especially, in the III–V compound semiconductor materials system, MOCVD is the most widely used equipment for production. Recently, as the high- $\kappa$  dielectric materials came under intense investigations, MOCVD became a good candidate for the high- $\kappa$  material deposition on Si substrates. However, what is different from the deposition of the III–V compound semiconductor materials is that many oxide precursors used for the high- $\kappa$  materials by MOCVD deposition have low pressure and low thermal stability, both of which are detrimental to growth. Therefore, it is necessary to modify a standard MOCVD system to allow e.g. liquid injection where the precursors are dissolved in a solvent, for this technique to be applied fully to high- $\kappa$  dielectric deposition. Even then, there remain some requirements for the precursors to meet. The precursors must be soluble and stable in the same liquid solution, but they must also not react with each other in the same solution. In addition, it would be convenient for the precursors to have nearly the same vapor pressure at conveniently attained temperatures to avoid multiple refrigeration/heating units that house the precursor sources. To fulfill the all the aforementioned requirements places sever restrictions in the choice of precursors. Below we discuss a few of the reports dealing with the MOCVD deposition of high- $\kappa$  dielectrics by using different precursors for different oxide layers.

Van Elshocht et al. [\[54](#page-33-0)] investigated the effect of MOCVD growth temperature on the physical properties of

the  $HfO<sub>2</sub>$  layers deposited by MOCVD. The organic precursor, tetrakis-diethylamidohafnium (TDEAH), and  $O_2$ was used for the MOCVD deposition on Si (100) wafers. From the total thickness measurement of the HfO<sub>2</sub> layers, those authors found that the growth rate is dependent on the growth temperature. The deposition rates for the samples processed at 485  $\degree$ C and 600  $\degree$ C are almost identical, but less than the growth rate attained at 300  $^{\circ}$ C. From the RBS data it was found that the Hf atoms in these three samples are quasi identical, which means that the deposition at lower temperatures results in layers with a lower density. In Fig. 9, the densities of different samples deposited at different temperatures are shown. Clearly the density increases with increasing layer thickness and is distinctly lower for layers deposited at 300 °C. The difference in the layer density, caused by the growth temperature, naturally has an effect on the electrical performance of the  $HfO<sub>2</sub>$ layers. For example, the leakage current density was observed to be much higher for layers that are deposited at 300 °C as compared to layers deposited at 485 or 600 °C (Fig. [10\)](#page-9-0), which yields functional MOS capacitors  $(EOT = 1.8-2.0$  nm). Hence, a low density HfO<sub>2</sub> layer appears to result in an increased gate leakage current.

Marshall et al. [\[55](#page-33-0)] used the alkoxide precursors to deposit hafnium aluminate thin films by the liquid injection MOCVD method. The experiments showed high purity films without any detectable amount of carbon. The  $(HfO<sub>2</sub>)<sub>x</sub>(Al<sub>2</sub>O<sub>3</sub>)<sub>1-x</sub>$  films showed a structural transition from crystalline to amorphous when the gas-phase concentration of Al precursor was raised from 4% to 7%. While on the topic of liquid injection MOCVD,  $ZrSi_xO_y$  and  $HfSi_xO_y$ have been deposited by this method using the liquid precursors tetrakis(diethylamido)zirconium  $[Zr(NEt<sub>2</sub>)<sub>3</sub>]$  [[56\]](#page-33-0) (for  $ZrO<sub>2</sub>$  deposition using this precursor, see [[57\]](#page-33-0) or tetrakis(diethylamido)hafnium  $[Hf(NEt<sub>2</sub>)<sub>4</sub>]$   $[58]$  $[58]$  (NEt<sub>2</sub> is  $N(C_2H_5)_2$ ).

Titanium oxide (TiO<sub>2</sub>) high- $\kappa$  dielectric layers have also been deposited on the  $Si<sub>0.3</sub>Ge<sub>0.7</sub>$  substrates by plasma



Fig. 9 Density ( $g/cm<sup>3</sup>$ ) as function of the HfO<sub>2</sub> thickness for layers deposited at 300°C (circle) vs. 485 or 600 °C (square) [\[54\]](#page-33-0)

<span id="page-9-0"></span>

Fig. 10 I–V curves for  $HfO<sub>2</sub>$ -based gate stacks deposited at 300, 485, and  $600 °C$  [\[54\]](#page-33-0)

enhanced chemical vapor deposition (PECVD) at low temperatures (150 $\degree$ C). The effects of annealing in pure nitrogen ambient on the electrical properties of the  $TiO<sub>2</sub>$  films were studied by Chakraborty et al. [[59\]](#page-33-0) The annealing step was performed in the temperature range of 400–600 °C. Good electrical performance for the gate dielectrics was observed for the dielectric films annealed up to 500  $^{\circ}$ C in terms of the interface state density, leakage current, and charge trapping properties. Annealing at  $600\text{ °C}$  was found to degrade the electrical properties due to Ge segregation and subsequent diffusion into the  $TiO<sub>2</sub>$  layer.

#### 3.4 MBE growth

Molecular beam epitaxy (MBE) is a very powerful and sophisticated technique, which can precisely control the film growth parameters at the atomic scale and as such it provides uniform, high-quality films. However, up to now there have been only a few publications regarding the MBE growth of ultrathin oxide dielectric films which is to some extent due to the extremely slow growth rate if e.g. the  $HfO<sub>2</sub>$  is formed by the reaction of metallic components of oxides and molecular oxygen beams and the relative unfamiliarity of the Si processing personnel with MBE.

Investigations have been carried out in an effort to grow high quality high- $\kappa$  dielectric films by using a modified MBE system. For example, Lu et al. [[60\]](#page-33-0) employed a laser molecular beam epitaxy (LMBE) system to grow amorphous  $HfO<sub>2</sub>$  on (100) *n*-type silicon. LMBE has been interested to fabricate the oxide based electronics, which combines the merits of both PLD and conventional MBE for depositing films with atomic scale thickness control. First a hafnium metal layer was deposited onto the Si substrate in an ultrahigh vacuum of  $8 \times 10^{-9}$  Torr at 200  $\degree$ C, then the substrate temperature was raised to 500 °C, and the HfO<sub>2</sub> film was deposited onto the Hf layer in  $Ar/O<sub>2</sub>$  ambient. After growth, a post deposition anneal

was carried out at 500 °C for 30 s in  $N_2$  gas with residual  $O<sub>2</sub>$  to oxidize the Hf metal layer by the O ions penetrating during annealing. It was found that the growth of the interfacial layer depends strongly on the oxygen partial pressure in the deposition process. The HRTEM images show the as-deposited Hf layers have good interface quality on Si substrates. The interface between the amorphous  $HfO<sub>2</sub>$  and Si still remains smooth even after the annealing step. From the I–V measurements, it can be seen that the sample with 15 nm  $HfO<sub>2</sub>$  film shows the leakage current density of  $1.5 \times 10^{-2}$  A/cm<sup>2</sup> at 1 V, which is at least 4 orders of magnitude lower than that of  $SiO<sub>2</sub>$  with the same equivalent thickness of 1.3 nm.

Hong et al.  $[61]$  $[61]$  deposited the HfO<sub>2</sub> dielectric layer on p-type Si (100) substrate by using a variant of MBE, the metalorganic molecular beam epitaxy (MOMBE), with hafnium tetrabutoxide  $Hf(O \cdot t - C_4H_9)_4$  as the Hf precursor. It was found that the dielectric constant of the  $HfO<sub>2</sub>$  layer increases with the oxygen flow rate during deposition. However, the excess oxygen flow also increases the density of trapped charges. I–V measurements indicate leakage current densities of  $2.5-2.7 \times 10^{-2}$  A cm<sup>-2</sup> at -1.5 V gate voltage. The monoclinic phase of  $HfO<sub>2</sub>$  crystal structure was found to be dominant with a dielectric constant  $\kappa$ of approximately 13–16 and the equivalent oxide thickness (EOT) of approximately around  $43-52$  Å. Vellianitis et al. [\[62](#page-33-0)] investigated the lanthanum-based high- $\kappa$  gate dielectric epitaxy by MBE. The perovskite-like  $LaAlO<sub>3</sub>$  (LAO) and pyrochlore  $La_2Hf_2O_7$  (LHO) were grown on the rapid thermal  $SiO<sub>2</sub>$  (RTO)/Si substrates. The LHO and LAO films were deposited at 550 and 400  $^{\circ}$ C, respectively. Then, Hf and Al were deposited by an electron beam gun and a high temperature effusion cell with a Ta crucible was used for La deposition. The oxide was formed during metal co-evaporation by exposing the substrate to atomic oxygen beams produced by an RF plasma source. The reactive oxygen atoms promote oxidation and prevent the formation of silicides or silicates. The dielectric permittivity of was estimated to be 14.2 and 18.1 for the LAO and LHO, respectively. The leakage current for the LAO with the EOT of 1.1 nm is only  $2 \times 10^{-3}$  A/cm<sup>2</sup> at 1 V gate bias and that of the LHO with the EOT of 1.14 nm is only  $4 \times 10^{-5}$  A/cm<sup>2</sup> at 1 V gate bias.

Kwo et al. [\[15](#page-32-0)] attempted to achieve amorphous and crystalline  $Gd_2O_3$  and  $Y_2O_3$  high- $\kappa$  dielectric materials by MBE. The crystalline  $Gd_2O_3$  and  $Y_2O_3$  films are grown in the (110)-oriented  $Mn<sub>2</sub>O<sub>3</sub>$  structure of two-fold symmetry on (100) Si. This two-fold degeneracy was effectively removed by using the vicinal (001) Si substrates with  $4^\circ$ misorientation along  $[1\bar{1}0]$ . The misorientation surface exposes surface steps of double atomic layers, thus giving monodomain Si steps with a spacing of approximately 80 Å for nucleating the (110)  $Gd_2O_3$  single variety. The

film is predominantly oriented in one type of domain, with  $[001]_{Gd_2O_3}$  parallel to the step edges  $[110]_{Si}$ . Along the perpendicular direction,  $[1\bar{1}0]_{Gd_2O_3}$  is parallel to  $[1\bar{1}0]_{Si}$ . The amorphous  $Gd_2O_3$  and  $Y_2O_3$  films are grown on the standard (001) Si substrates. It was found that the amorphous  $Gd_2O_3$  and  $Y_2O_3$  films with smoother morphology have lower electrical leakage than the crystalline films. The grain boundaries in the crystalline films form the conduction path as the major leakage origin [[63\]](#page-33-0). An amorphous  $Y_2O_3$  film with the thickness of 45 Å ( $\kappa = 18$ ) shows the leakage current as low as  $10^{-6}$  A/cm<sup>2</sup> at 1 V gate bias with the EOT of 10  $\AA$ . Furthermore, after the forming gas anneal at 400  $\degree$ C, the leakage current can be reduced again by an order of magnitude, which is about five orders of magnitude better than the best data obtained from a  $SiO<sub>2</sub>$ gate dielectric 15 Å. From the leakage and high- $\kappa$  nature, it would appear that  $Y_2O_3$  could replace SiO<sub>2</sub>. Without the  $SiO<sub>2</sub>$  at the dielectric/Si interface, there is not such kind of low  $\kappa$  layer problems encountered in the HfO<sub>2</sub> and ZrO<sub>2</sub> films caused by the Si diffusion into the oxide layer. At last the amorphous  $Gd_2O_3$  and  $Y_2O_3$  remains stable without the dielectric property degradation after 850  $^{\circ}$ C anneal [\[64](#page-33-0)]. In addition to the above mentioned dielectrics, lanthanumbased high- $\kappa$  gate dielectric epitaxy by MBE has also been reported  $[65]$  $[65]$ . The perovskite-like LaAlO<sub>3</sub> (LAO) and pyrochlore  $La<sub>2</sub>Hf<sub>2</sub>O<sub>7</sub>$  (LHO) were grown on the rapid thermal  $SiO<sub>2</sub>$  (RTO)/Si substrates. The dielectric permittivity was estimated to be 14.2 and 18.1 for the LAO and LHO, respectively. The leakage current for the LAO with the EOT of 1.1 nm is  $2 \times 10^{-3}$  A/cm<sup>2</sup> at 1 V gate bias and that of the LHO with the EOT of 1.14 nm is  $4 \times 10^{-5}$  A/cm<sup>2</sup> at 1 V gate bias.

#### 4 High- $\kappa$  dielectric processing

The treatment of high- $\kappa$  dielectric processing is incomplete without consideration of the processes used in Si MOSFET production. The obvious requirements are for the high- $\kappa$ materials to be chemically stable, unreactive and show no, or next to none, degradation during MOSFET processing after the high- $\kappa$  is deposited. It is for this reason alone high- $\kappa$  material development is synonymous with Si MOSFET processing. High- $\kappa$  dielectric materials processing is an important issue for the integration of these materials with the conventional Si MOSFET technology and their application on the Si MOS scaling engineering. In addition, the optimization of the processing is necessary to improve the oxide layer quality and reliability, and reduce the gate leakage. As in the case of any gate oxide, the gate leakage is one of the overriding issues. Impurity atoms are added to the dielectrics to reduce leakage current as well as making them more compatible with CMOS processing.

N incorporation is a widely practiced technique to reduce the leakage current  $[66]$  $[66]$  in SiO<sub>2</sub>. To follow suite N incorporation into high- $\kappa$  dielectrics has been intensively studied both experimentally and theoretically, and in the process several useful observations have been made. The suppression of crystallization during high temperature treatment, the reduction of B penetration (from the B doped bulk Si and poly-Si gate, the concentration of which is continually increased to combat short channel effects), and the N-induced increase in the dielectric constant have been reported. Accumulation of nitrogen  $(N)$  at the SiO<sub>2</sub>/Si interface can improve the hot carrier resistance, and the use of oxynitrides can also suppress boron diffusion from the poly-Si gate to  $SiO<sub>2</sub>$ . There have been several reports on incorporating nitrogen into the binary metal oxides to increase the crystallization temperature by high-temperature annealing in oxygen free  $N_2$  plasma [\[67](#page-33-0), [68](#page-33-0)], and  $NH_3$ ambient  $[69]$  $[69]$ . However, the high- $\kappa$  dielectric materials nitrided by NH3 lead to increased interface trap density and deterioration of the interfacial carrier mobility.

Umezawa et al. [\[70](#page-33-0)] investigated the effect of N at the atomic level on the leakage current through  $HfO<sub>2</sub>$ . It was concluded that N atoms act to reduce the leakage current by coupling favorably with oxygen vacancies  $(V<sub>O</sub>)$  in HfO<sub>2</sub> and extract electrons from  $V<sub>O</sub>$ . This results in elevating the V<sub>O</sub> energy level because of the change in the charge state in  $V<sub>O</sub>$  from neutral to positive charge. Consequently, N incorporation removes the electron leakage path mediated by  $V<sub>O</sub>$  related gap states, by deactivating the  $V<sub>O</sub>$  related gap states. The detailed diagram for this leakage path elimination mechanism is shown in Fig. [11.](#page-11-0)

Huang et al. [\[71](#page-33-0)] used nitrogen instead of  $NH_3$  and  $N_2O$ to control crystallization of gate dielectrics.  $ZrO<sub>2</sub>$  thin films in this work were deposited on  $n$ -type Si (100) wafers using a cathodic arc plasma source in a mixture of oxygen and nitrogen ambient. Introduction of nitrogen into the dielectric layer led to increased crystallization temperature. Moreover, the microstructure of the nitrided  $ZrO<sub>2</sub>$  thin films was improved as determined by X-ray diffraction and atomic force microscopy characterization.

Fluorine (F) has been found to be an effective passivant for reducing the trap density in conjunction with the high- $\kappa$ gate dielectrics. The F atoms substitute for the O vacancies  $(F<sub>O</sub>)$  in the gate oxides and reduce the charge trap density. For example, F incorporation in the HfSiON gate dielectric through channel implantation can effectively reduce the trap density and lower the threshold voltage  $(V_{\text{th}})$  [[72\]](#page-34-0). Comparing with the gate F implantation, the channel implantation can achieve a larger  $V_{th}$  shift. After annealing, the implanted F atoms diffuse into the HfSiN layer and slightly suppress the B diffusion into the HfSiN gate stack. The C–V measurements show a positive  $V_{th}$  shift with increasing F implant dose and no observable channel mobility degradation occurs <span id="page-11-0"></span>Fig. 11 Schematic illustration of N incorporation effects: (a) N-induced atomistic relaxation around  $V_{O}$ . (1) Electron transfer from  $V<sub>O</sub>$  to N atoms; (2) outward movement of  $\mathrm{Hf}^{4+}$  ions due to the increase in  $Hf^{4+} - Hf^{4+}$ Coulomb repulsion; (b) Ninduced elimination of leakage paths; (3) drastic  $V<sub>O</sub>$  level elevation due to the decrease in attractive Coulomb interaction from Hf<sup>4+</sup> ions around  $V_{\Omega}$ ; (4) removal of leakage paths due to the elimination of a  $V<sub>O</sub>$  level [[70](#page-33-0)]



with F implantation. In addition, F incorporation has been reported to reduce the CV hysteresis and positive charge trapping of the gate stack and improve the device reliability [\[73](#page-34-0), [74\]](#page-34-0). However, the gate leakage increases due to the EOT reduction caused by F incorporation. It is argued that F is a very good alternative passivant for the gate oxide because it is the only element that is more electronegative than O but with comparable bond length [\[75](#page-34-0)]. With F incorporation, the F atoms are bonded to metal ion dangling bonds resulting in annihilation of oxygen vacancies. As discussed above, different atoms such as F, N and O can be incorporated into the high- $\kappa$  films to improve their properties. To this end, various models for the mechanisms involved have been put forth. Further studies must be undertaken to gain a deeper understanding of the fundamental physics underlying the processes involved.

Alternatively, Al and Si can be incorporated into the high- $\kappa$  dielectric layer to improve its thermal stability. The pure HfO<sub>2</sub> dielectric layer crystallizes at about 400 °C. However, in the conventional CMOS processing high temperature annealing is frequently used which causes at least partial crystallization of the otherwise amorphous  $HfO<sub>2</sub>$  dielectric layer. In order to prevent the crystallization, Al and Si have been added to the  $HfO<sub>2</sub>$  dielectric layer. It is found that by adding 31.7% Al, the crystallization temperature of the  $HfO<sub>2</sub>$  dielectric layer can be increased by about 400–500  $^{\circ}$ C above that for pure HfO<sub>2</sub> dielectric [\[76](#page-34-0)]. However, this comes at a price in that the Al doped HfAlO dielectric exhibits a lower dielectric constant. Furthermore, addition of Al atoms also introduces negative fixed oxide charge due to Al accumulation at the HfAlO–Si interface, resulting in mobility degradation [\[77](#page-34-0)]. The fixed charge acts as scattering centers and degrades the channel carrier transport.

An alternative to Al is adding Si atoms into the dielectric layer instead. With  $20\%$  Si, a HfO<sub>2</sub> dielectric layer was found to withstand a 5 s rapid thermal annealing step at 1000 °C without any obvious  $HfO<sub>2</sub>$  crystal components in the layer [[78\]](#page-34-0). Structural analysis indicated that the majority of the HfSiO remained amorphous but a small fraction crystallized into the tetragonal or orthorhombic phase. Moreover, HfSiO can fully phase separate into  $HfO<sub>2</sub>$ and  $SiO_2$  via spinodal decomposition after 900 °C  $O_2$  RTA treatment [[79\]](#page-34-0). Another point of interest is that during the dielectric layer deposition a thin interlayer of  $SiO<sub>2</sub>$  is often formed between the dielectric layers and the Si substrate, which is different from the Si incorporation we discussed above. This kind of  $SiO<sub>2</sub>$  layer formation adds a parasitic series capacitance on the gate stack and should be avoided [\[80](#page-34-0)].

As discussed above, the incorporation of Al and Si into  $HfO<sub>2</sub>$  films suppresses the crystallization and increases the crystallization temperature which is desirable. However, addition of Al and Si causes the dielectric constant of the films to decrease, which is not desirable. To circumvent this, introduction of La and Y into  $HfO<sub>2</sub>$  has been studied [\[81](#page-34-0)]. By adding La atoms, the crystallization temperature of HfO<sub>2</sub> can be raised to 900  $^{\circ}$ C, without compromising on the dielectric constant ( $\kappa = 20$  can be achieved). Similar to La, Y doping also shows the advantages beyond that which can be obtained with Si and Al doping. With the increase of Y concentration the dielectric constant increases as well. However, the dielectric constant value reaches a peak as a function of Y concentration.

In parallel to developments of high- $\kappa$  gate dielectrics, fabrication technologies such as appropriate etching must also be developed. The chief requirement is directionality and anisotropy. Among the etching processes, wet etching is the first choice because of its damage free nature. However, the etching selectivity and rate with this method are of the most concern in addition to etch rate control. It has been reported that the as-grown amorphous dielectric films can be easily etched in a dilute HF (DHF) solution [\[82](#page-34-0)]. But the etch rate has been reported to reduce (might be even stagnate) after annealing [[83\]](#page-34-0). By subjecting dielectric film to ion bombardment, the etching rate for the annealed films can be greatly increased, but the caveat is the resultant damage. Saenger et al. [[84\]](#page-34-0) attempted to use  $O_2$  plasma to treat the annealed Hf $O_2$  and Zr $O_2$  samples. After one min and 150 W treatment, the etching time for 2.9 nm  $HfO<sub>2</sub>$  film reduced from more than 10 min to 4 s in an HF 10:1 solution. For the dielectric films deposited by different method, the etching solution and etching rate are different. Han et al. [[85\]](#page-34-0) reported the recipes for some dielectric materials deposited with different methods which is tabulated in Table 3.

As discussed above, wet etching of the high- $\kappa$  dielectric materials is very sensitive to the etching conditions and the etching rate is not so controllable as compared to the dry etching processes. As far as the high- $\kappa$ /Si etching selectivity, the RIE etching has been comprehensively studied and the etching conditions have been optimized. As clearly stated and understood already, it is imperative that the high- $\kappa$  materials be etched with conventional Si processing methods and equipment.

Etching characteristics of  $HfO<sub>2</sub>$  films grown by atomic layer chemical vapor deposition on p-Si (100) wafers have been investigated by Sha et al. [\[86](#page-34-0)]. A high-density electron cyclotron resonance plasma reactor was used to conduct etching in  $BCl<sub>3</sub>/Cl<sub>2</sub>$  halogen based chemistry by systematically increasing the  $BCl<sub>3</sub>$  percentage from 0% to 95% at 5 mTorr and RF power of 300 W with ion energy of 75 eV. The etch rate as a function of the  $BCI<sub>3</sub>$  percentage is shown in Fig.  $12.$  BCl<sub>3</sub> is seen to increase the etch rate significantly reaching a maximum of  $\sim$ 90 A $/$ min at  $40\%$  of BCl<sub>3</sub> before turning downward for higher BCl<sub>3</sub> concentrations and turning back up again. Furthermore, the etch rate of  $HfO<sub>2</sub>$  reached a local minimum at a 80% BCl<sub>3</sub> concentration and increased slightly for higher  $BCl<sub>3</sub>$  percentages reaching an etch rate of  $\sim$  50 A/min for BCl<sub>3</sub>

without  $Cl<sub>2</sub>$ . The decrease in etch rate following the minimum is caused by the reduced density of the dominant ionic species, e.g. BCl and the dominant ion species in  $BCl<sub>3</sub>/Cl<sub>2</sub> plasmas. Addition of  $BCl<sub>3</sub>$  in the  $Cl<sub>2</sub>$  plasma was$ also found to improve the etch selectivity of  $HfO<sub>2</sub>/Si$  from  $\sim$  0.01 in pure Cl<sub>2</sub> plasma to  $\sim$  0.9 in pure BCl<sub>3</sub> plasma at ion energy of 75 eV. The etch selectivity was improved to above 4 as the ion energies reduced toward the threshold energy in pure  $BC1<sub>3</sub>$  plasma, as shown in Fig. [13](#page-13-0). It is argued that the main difference in etching  $HfO<sub>2</sub>$  in  $Cl<sub>2</sub>$  and BCl<sub>3</sub> plasmas is the oxygen removal from the oxide film by the reducing chemistry of  $BCl<sub>3</sub>$ . It is difficult for the  $Cl<sub>2</sub>$ plasma to remove oxygen and induce the subsequent chlorination of the surface, which is the cause of lower etch rates. Addition of  $BCl<sub>3</sub>$  significantly increases the metal oxide etch rate by enhancing the oxygen removal.

Nakamura et al. [[87\]](#page-34-0) studied etching characteristics of high- $\kappa$  dielectric materials (HfO<sub>2</sub>) and metal electrode materials (Pt, TaN) using high-density ECR chlorine-containing plasmas. It was found that the  $HfO<sub>2</sub>$  etching rates of



Fig. 12 HfO<sub>2</sub> etch rate as a function of BCl<sub>3</sub> percentage in the BCl<sub>3</sub>/ Cl2 plasmas. The experiments were performed at 5 mTorr and 300 W, and an ion energy of 75 eV [\[86\]](#page-34-0)

**Table 3** Recipes for various high- $\kappa$  dielectric materials (after Han et al. [\[85\]](#page-34-0))

Dielectrics	Etching recipe
HfO <sub>2</sub> (PVD, RTCVD, MOCVD)	Ion milling: Ar (20 sccm), at 15 mTorr, 150 W, etching time: 2 min for 5–6 nm
HfO <sub>2</sub> (JVD)	Wet etching: BOE (10% HF); Temperature: 20 °C; Etching rate: 3.5 nm/min
$ZrO2$ (RTCVD)	Ion milling: Ar (20 sccm), at 15 mTorr, 150 W, etching time: 2 min for 5–6 nm
$ZrO2$ (PVD, MBE, JVD)	Wet etching: BOE (10% HF); Temperature: 20 $^{\circ}$ C; Etching rate: 6 nm/min
$La_2O_3$ (MBE)	Ion milling: Ar (20 sccm), at 15 mTorr, 150 W, etching time: 2 min for 5–6 nm
$Y_2O_3$ (RPECVD)	Wet etching: BOE (10% HF); Temperature: 20 °C; Etching rate: 6 nm/min

**Etch rate in B**

 $20$ 

 $\Omega$ 

40

60

80

<span id="page-13-0"></span>100

**Cl 3 (nm**

**m/ in)**

Fig. 13 Etch rate of HfO<sub>2</sub> and Si, and etching selectivity (dash line) as a function of square root of ion energy in  $BCl<sub>3</sub>$  plasma at 5 mTorr and 300 W [\[86\]](#page-34-0)

 $\sqrt{E}$ <sub>ion</sub>

0 4 6 8 12 10

 $\sum S_i$ 

**Selectivity**

3

2

 $HfO<sub>2</sub>$ 

Rate

4

1

 $\sqrt{2}$ 

5 nm/min and more than 10 etching selectivity over Si and  $SiO<sub>2</sub>$  can be obtained in a BCl<sub>3</sub> plasma source without rf bias. A Pt etch rate of more than 10 nm/min and a TaN etch rate of about 200 nm/min with more than 8 selectivity over  $HfO<sub>2</sub>$  and  $SiO<sub>2</sub>$  has been obtained in Ar/ $O<sub>2</sub>$  with high rf bias and in  $Ar/Cl<sub>2</sub>$  with low rf bias, respectively.

Etching properties of HfO<sub>2</sub> based high- $\kappa$  dielectric films, i.e. HfO<sub>2</sub>, HfON, HfSiO, and HfAlO, have been investigated by Chen et al. [\[88](#page-34-0)] by using inductively coupled plasma (ICP) of  $Cl_2/HBr/CHF_3/CF_4/O_2$ . Among  $HfO_2$ , HfON, HfSiO, and HfAlO, the etch rate of HfSiO increased most significantly with increasing rf bias power due to the difference of the ternary network of Hf–Si–O from the binary network of other films of Hf–O, Hf–N, Si–O, and Al–O. Etch rates of HfON were higher than those of  $HfO<sub>2</sub>$ due to high Hf–N etch rates compared to the Hf–O etch rates. The HfAlO etch rates were lower than those of  $HfO<sub>2</sub>$ due to the effect of the low Al–O etch rates. A significant amount of fluorides was shown to exist on the surface after the  $CF_4/CHF_3$  etching. On the other hand, only a small amount of chloride and bromide existed after  $Cl<sub>2</sub>/HBr$ etching. The amount of residues can be reduced with a high temperature post-treatment step.

Norasetthekul et al. [\[89](#page-34-0)] investigated and compared the etch rates and mechanisms for  $HfO<sub>2</sub>$  thin films grown on Si substrates in three different plasma chemistries, i.e.  $Cl<sub>2</sub>$ -,  $SF_6$ - and  $CH_4/H_2$ -based plasmas, by varying the RIE r.f. source power, chuck power, and discharge composition. The  $Cl<sub>2</sub>$ - and  $SF<sub>6</sub>$ -based plasmas showed a chemical enhancement in the etch mechanism, with the selectivity for Si over  $HfO<sub>2</sub>$  between 0.2 and 5 obtained by using these two kinds of plasma sources. The  $HfO<sub>2</sub>$  etch rates as a



Fig. 14  $\text{HfO}_2$  etch rates as a function of ICP source power in three different plasma chemistries (top) and corresponding d.c. self-biases (bottom) [[89](#page-34-0)]

function of ICP source power for the three different types of plasma chemistries for a fixed r.f. chuck power are shown in Fig. 14. The resulting d.c. self-biases developed at the sample chuck are shown at the bottom of the figure. In the  $Cl<sub>2</sub>$ - and  $F<sub>2</sub>$ -based discharges, an increase in the ion flux and reactive neutral density produces a rapid increase in the HfO<sub>2</sub> etch rate. The removal rates with  $CH_4/H_2/Ar$ chemistry were noted to be slower than with pure Ar sputtering for the same conditions. The polymeric film formed during exposure to the  $CH_4/H_2/Ar$  discharge prevents the surface from being ion bombarded to some extent and thus reduces the etch rate of  $HfO<sub>2</sub>$ . Chlorine-based plasma etching was found to be anisotropic for Si except when very heavily doped  $n$ -type. Using chemistries mentioned above, highly anisotropic features in  $HfO<sub>2</sub>/Si$ structures have been attained, as shown in the SEM micrographs of Fig. [15](#page-14-0).

Pelhos et al. [\[90](#page-34-0)] investigated etching characteristics of  $Zr_{1-x}Al_xO_y$  thin films in a high-density helical resonator plasma etcher using  $BCl<sub>3</sub>$  and  $Cl<sub>2</sub>$  plasmas as a function of gas composition and ion impact energy. Higher concentrations of BCl<sub>3</sub> was noted to enhance the etch rate as well

<span id="page-14-0"></span>

Fig. 15 SEM micrograph of features etched into  $HfO<sub>2</sub>/Si$  structures using  $Cl<sub>2</sub>/Ar$  at 10 mTorr. The photoresist mask has been removed [[89](#page-34-0)]

as the selectivity of  $Zr_{1-x}Al_xO_y$  vs. Si. On the other hand, increasing the ion energy was seen to increase the etch rates but decrease the selectivity. Etching rates on the order of 700  $\AA$ /min and a 1:1 selectivity were observed. The best selectivity was observed in a pure  $BCl<sub>3</sub>$  plasma, it was further improved ( $\sim$ 3:2) when the ion kinetic energy was minimized. Angle-resolved X-ray photoelectron spectroscopy revealed that the etching rate of  $Zr_{1-x}Al_xO_y$  did not change with time for the range of  $Cl_2/BCl_3$  ratios and ion energies investigated, whereas the Si etching rate in pure BCl<sub>3</sub> plasma and at zero substrate bias decreased with time as a result of formation of an inhibiting B–Si film on the surface.

## 5 High- $\kappa$  dielectric properties and challenges

Along with the production of high- $\kappa$  dielectric materials, their electrical properties and integration with the conventional Si MOSFET technology have taken the central stage. Compared with the conventional  $SiO<sub>2</sub>$  oxide and poly-Si electrode, the high- $\kappa$  oxides present many challenges in the context of compatibility with the Si MOSFET technology. In addition to incompatibility with annealing temperatures used for activating poly-gates, the relatively poor quality, compared to  $SiO<sub>2</sub>$ , of the high- $\kappa$  oxide materials causes charge trapping and makes the Si MOS-FET gate unstable. The channel mobility degradation, and threshold voltage shift induced by high- $\kappa$  materials also need to be addressed.

One of the first issues in the context of integration with MOSFET is the suitable gate electrode for the high- $\kappa$  oxide stack. Nominally, the poly-Si is the dominant gate electrode. In the case of the poly-Si processing, annealing above  $1000 \, \text{°C}$  is necessary for the activating the dopants

in the poly-Si layer, which is problematic for the high- $\kappa$ oxides. Therefore, it is imperative, that the high- $\kappa$  oxide gate be thermally stable and withstand such a high temperature annealing step. For the  $HfO<sub>2</sub>$  gate dielectric, annealing at high temperatures causes crystallization of amorphous  $HfO<sub>2</sub>$  into the monoclinic polycrystalline which is not insulating [\[91](#page-34-0)]. In addition a 5–10 Å layer of  $SiO<sub>2</sub>$  is formed at the interface, which eliminates in part the benefits to be gained from high- $\kappa$  dielectric [[92\]](#page-34-0). The solution for this problem is to add Si, N or Al into the high- $\kappa$  layer, each one of which acts to increase the crystallization temperature. Zhu et al. [[93\]](#page-34-0) investigated the effect of Al incorporation on the  $HfO<sub>2</sub>$  layer. By adding about 30% Al, the HfO<sub>2</sub> crystallization temperature can be increased by 400–500  $^{\circ}$ C. Furthermore the Al additional also causes an increase of the band gap and a decrease of the dielectric constant of  $HfO<sub>2</sub>$ , the former being beneficial but no so for the latter. Nguyen et al.  $[94]$  $[94]$  added Si into the HfO<sub>2</sub> layer and found that 20% Si can prevent crystallization at the activation temperature used for the poly-gate.

Another issue of importance in considering any gate oxide, and high- $\kappa$  dielectric is no exception, is that having to do with the channel carrier mobility degradation. Compared with the  $SiO<sub>2</sub>$  gate, the high- $\kappa$  gate layer has soft optical phonons and the long-range dipole associated with the interface excitations would degrade the effective electron mobility in the inversion layer of the Si substrate [\[95](#page-34-0)]. Yang et al. [\[96](#page-34-0)] summarized the effects of all of the scattering and degradation mechanisms on the inversion channel carrier mobility, as shown in Fig. 16. The addition



Fig. 16 Schematic representation of factors contributing to carrier mobility degradation in a high- $\kappa$  oxide layer [[96](#page-34-0)]

of Si into the  $HfO<sub>2</sub>$  enhances the mobility, which is argued as being due to the reduction of the remote phonon scattering [[97\]](#page-34-0). As for the N incorporation mentioned above, the mobility is usually reduced. This is because N incorporation induces fixed charge in the high- $\kappa$  layer and the resulting Coulomb scattering by the fixed charge reduces the carrier mobility [[98\]](#page-34-0).

The threshold voltage ( $V_{\text{fb}}$ ) shift of the poly-Si/ high- $\kappa$ stack is another challenge that must be considered. By introducing Si atoms into the oxide layer, the  $V_{\text{fb}}$  approaches to that for the  $SiO<sub>2</sub>$  case. In order to bring  $V<sub>fb</sub>$  to within  $<$ 0.3 V, which is necessary for the CMOS circuits, the Hf content in the oxide layer should be below 20%. N incorporation can also reduce the  $V_{\text{fb}}$  shift but to a limited extent. The threshold voltage shift has been attributed to the Fermilevel pinning at the interface [[99,](#page-34-0) [100\]](#page-34-0), which in turn has been attributed to the interfacial Si–Hf and Si–O–Al bonds of the  $HfO<sub>2</sub>$  layer as well as the oxygen vacancies at the poly $silicon/HfO<sub>2</sub>$  interface. The interface states partially screen the electric field from the gate electrode, preventing it from modulating the channel fully. Therefore, the efficacy of the gate-induced tuning of the channel carriers is somewhat hindered. An efficient method to reduce the threshold voltage shift is to add a layer of  $Al_2O_3$  on top of the oxide layer. Kim et al.  $[101]$  $[101]$  reported the Fermi-level effect free HfO<sub>2</sub> gate stack by depositing an  $\text{Al}_2\text{O}_3$  capping layer onto  $\text{HfSiO}_x$ . The p-MOS gate threshold shift was only 0.2 V. It is likely that the negative fixed charge is introduced into the oxide layer by adding  $Al_2O_3$ . Frank et al. [\[102\]](#page-34-0) used an AlN capping layer to prevent the threshold voltage shift and obtained shift values as low as  $0.2$  V. Besides an  $Al_2O_3$  cap layer, other oxides have also been applied to prevent threshold voltage shift.  $La<sub>2</sub>O<sub>3</sub>$  has been used to passivate HfSiO on N-MOS-FET. The thermally stable band-edge N-metal work function based on interdiffusion of a bilayer gate dielectric stack  $(La<sub>2</sub>O<sub>3</sub>/HfSiO)$  was attained to reduce the threshold voltage by as much as  $0.25V$ . After  $0.5-1.0$ nm La<sub>2</sub>O<sub>3</sub> deposition by

930 J Mater Sci: Mater Electron (2008) 19:915–951

MBE or PVD, a post deposition annealing step was used to cause the  $La<sub>2</sub>O<sub>3</sub>$  layer to mix with the HfSiO layer to form Nmetal work function with TaN metal gate. Compared with La<sub>2</sub>O<sub>3</sub>, a 0.5–2nm Dy<sub>2</sub>O<sub>3</sub> cap layer mixed with HfSiO dielectric layer showed a reduction of 0.2V in the threshold voltage.

The last issue that we will discuss here involves the gate electrode used on the high- $\kappa$  gate oxides. As discussed above, the poly-Si annealing processing causes inter-diffusion of Si. In order to circumvent this drawback, a metal electrode is used instead of a conventional poly-Si variety. However, when incorporating the new metal electrode the complications having to do with the channel mobility, and threshold voltage shift would have to be considered. Another challenge with metal gate is the fact that a poly-Si gate electrode can be used for both  $n-$  and  $p-MOS$  by simply adding different dopants. But the metal gate with a fixed work function is not as conducive in that there is not as much flexibility in the work function for  $n-$  or  $p$ -MOS when a metal gate is used.

Two approaches can be implemented for tackling the above problem. The first method is to use the so-called "midgap metals" such as TiN [\[103](#page-34-0)] with which the Fermi level would be at the midgap of the Si substrate, as shown in Fig. 17. The advantageous feature of these kinds of metal electrodes is the symmetrical  $V_T$  value for both *n*-MOS and p-MOS, because the Fermi level being at the midgap would allow for the same energy difference between the metal Fermi level and the conduction and valence bands of Si. This provides the basis on which a simpler CMOS processing scheme can be crafted, because only one mask and one metal would be required for the gate electrode, and no ion implantation step would be required.

Another method involves the use of the different metals for  $n-$  and  $p-MOS$ , as shown in Fig. 17. So far, many metal electrodes have been applied and studied. However, from the thermal stability point of view, the possible metal

Fig. 17 Energy diagrams of threshold voltages for  $n$ -MOS and  $p$ -MOS devices using  $(a)$ midgap metal gates and (b) dual metal gates [[3](#page-32-0)]



choices are limited. Most of the low work function metals are reactive and not stable under the conventional Si MOSFET processing, particularly high temperature annealing. Likely, most of the mid-bandgap metals and high work function metals are stable under these kinds of processing. Callegari et al. [[104\]](#page-34-0) used W as the metal gate and investigated the characteristics of the  $W/HfO<sub>2</sub>$ . They found that even with low interface-state densities  $(N_{it})$ , low-temperature ( $\leq 600$  °C) processing resulted in very low electron mobilities. The oxygen diffusion is the key point for the mobility degradation. By preventing the oxygen diffusion and interface re-growth, the mobility degradation can be reduced.

Clearly, the high- $\kappa$  dielectric materials and related methodologies are crucial for continuing the Si-based scaling engineering. A good deal of investigations dealing with different aspects of this problem has been carried out, particularly toward realizing the integration of high- $\kappa$ dielectrics with conventional Si devices. However, there are still many obstacles that need to be conquered. In terms of the deposition aspects, the precursors and growth conditions for the high- $\kappa$  films should be honed in and or optimized further. To prevent the crystallization of the dielectric films during subsequent high temperature processing, the thermal stability issue should be studied to increase the crystallization temperature of the high- $\kappa$  films. The gate electrodes for the high- $\kappa$  films and processing integration compatibility are also in need of further research and development.

# 6 New channel materials

Progress in Si-based MOSFET technology and scaling is not limited to the high- $\kappa$  materials only in that the search is on for channel material for better transport properties as compared to bulk Si. An immediate approach is to use strained Si which allow occupation of only the low lying conduction bands with smaller in plane effective mass. Both compressive and tensile varieties depending on whether  $n-$  or  $p$ -channel MOSFET is being considered have been developed and already incorporated in high performance chips. The projections to longer term developments go beyond strained Si and include possible channel materials such as (In,Ga)As As for the n-channel device due to its relatively high electron mobility and velocity, and Ge for the p-channel device for its high hole mobility. Needless to say, there is a plethora of challenges that must be faced and overcome before the aforementioned channel materials and possibly others will be implemented. Below, we begin the discussion with strained Si channel and extend it to include GaAs and Ge channels with the associated gate oxide development.

#### 6.1 Strained Si channel

CMOS-based chip speed as well and the density is of paramount importance to the semiconductor industry in particular and electronics industry in general. The conventional Si-based MOSFET is no longer able to fulfill the continued relentless demand for increased speed. The improvement of the channel mobility is a highly important issue for increasing the CMOS circuits speed. A preferred solution is to increase the effective MOSFET mobility while still using the conventional silicon material by utilizing strained silicon channels. The basic idea for the mobility enhancement is to increase the time between carrier scattering events through reducing the effective mass by introducing strained Si channels [[105\]](#page-34-0). Mechanical strain introduced by the lattice mismatch between the Si channel and substrate breaks the crystal symmetry and removes the 2-fold and 6-fold degeneracy of the valence and conduction bands, respectively. This then leads to change of the band scattering rates and the carrier effective mass, which in turn enhances the in-plane mobility of the lower energy conduction electrons. As shown in Fig. [18,](#page-17-0) under a biaxial in-plane tensile strain (compression out of plane) the band structure of the 6-fold conduction band degeneracy of Si is lifted which results in a 2-fold  $\Delta_2$  (outof plane) and 4-fold  $\Delta_4$  (in-plane) band splitting. The 4-fold degenerate conduction bands move upward in energy at a rate of 2.9 meV/kbar (in terms of stress) and the 2-fold degenerate conduction bands move downward in energy at a rate of 5.8 meV/kbar (in terms of stress). Under a biaxial in plane compressive strain (tensile out of plane) the direction of the shift in energy of these same bands is reversed, again as seen in Fig. [18.](#page-17-0)

In the biaxial in-plane tensile strain, the electrons populate the two low energy  $\Delta_2$  bands that also have smaller in-plane electron mass. Biaxial compressive strain (tensile out of plane) also splits the heavy and light hole bands. When used in conjunction with a 2-dimensional hole gas inversion layer, the band splitting caused by quantum confinement is negated by the in-plane biaxial compressive strain. Further increases in the strain begin to split the bands in the opposite direction from the confinementinduced splitting. As a result, high in-plane biaxial compressive strain (tensile out of plane uniaxial strain) results in a considerable valence band splitting which leads to hole mobility enhancement. Essentially, strained silicon can yield higher mobilities by up to 70% for n-channel and up to 30% for p-channel devices.

As for introducing stress in the Si channel, several methods are utilized. One of the most heavily studied way is to epitaxially grow strained-silicon on a relaxed SiGe layer. The unacceptably high dislocation densities have prevented this method from being implemented in the

<span id="page-17-0"></span>

industry. Ignoring this for the moment, the lattice mismatch between Si and SiGe substrate can cause the needed stress in Si. Shown in Fig. 19 are three methods of strain introduction. The common method, in terms of the number of research papers on the topic, is to grow the strained Si layer on a relaxed SiGe buffer layer which in turn is grown on a Si substrate. As mentioned the lattice mismatch between SiGe and Si causes the desired strain as shown in Fig. 19a. An alternate approach takes advantage of Si/SiGe layer growth on a SOI substrate [\[106](#page-34-0)], as shown in Fig. 19b. The strained Si short channel MOSFET fabricated on an SOI substrate shows 20–25% device enhancement.

Depending on one's point of view, a more complicated method called ''wafer-bonding'' has been used to remove



the SiGe layer from the Si substrate on which it is grown to obtain relaxed SiGe (Fig. [19c](#page-17-0)) [[107\]](#page-35-0). To accomplish this, a series of steps are taken. First, a thin layer of Si is grown on the SiGe layer and an oxide layer formed on the Si layer. After planarizing the oxide surface with a chemical mechanical polishing step, hydrogen is implanted through the oxide and into the SiGe layer, and the wafer is bonded to a silicon wafer (''handle substrate''). Then by thermal annealing a cavity is formed in the SiGe buffer due to the hydrogen implantation. In the SiGe buffer layer the bonded stack splits at the interface created by these cavities, leaving the buried oxide layer, the strained Si layer, and a layer of relaxed SiGe on the new handle wafer. After a thermal annealing step to strengthen the bonding interface, the thin layer of SiGe on top of the transferred strained Si layer is selectively removed by a combination of polishing and chemical etching with a NH4OH-based solution. The processing steps are shown in Fig. [19](#page-17-0)d.

Besides using the epitaxially growth of SiGe to introduce the strain needed in Si channel, strain can also be attained during the fabrication processing which in general is the preferred method in industry as the SiGe approach leads to somewhat dislocated material. Mechanical stress can be transferred to the Si channel through the Si active area and poly gate if a permanent stressor liner is deposited on the device. Ito et al.  $[108]$  $[108]$  fabricated 0.13  $\mu$ m strain Si CMOSFETs by inserting a nitride contact-etch-stop layer that was deposited by PECVD after the silicide formation. The other steps are the same as those with the conventional CMOS fabrication process. However, there is a drawback in that the internal stress in the nitride layer changes the transconductance and degrades the NMOSFET performance by up to 8% although the PMOSFET performance can be enhanced up to 7%.

The stress can also be introduced by a processing scheme named ''stress memorization technique''. In this process, a tensile stressor capping nitride layer is deposited before the dopant activation annealing [\[109](#page-35-0)]. After an annealing step, the nitride layer is removed, and then a Co silicide film is deposited. The entire processing steps are shown in Fig. 20. During the annealing process, the stress can be transferred to the channel layer from the nitride layer and ''memorized'' by re-crystallization of the S/D and poly gate amorphized layers. Since the nitride film is disposable, a very thick capping layer can be used to increase the stress level without any process limitation.

The last method to form the strain to be discussed here is to fill the source and drain regions with SiGe in p-MOS. The epitaxially grown SiGe will lead to laterally compressive strain in the Si channel because of its larger lattice constant than that of Si. NMOS is protected by a capping layer to prevent Si recess during SiGe epitaxial growth. This structure can form a large uniaxial compressive stress



Fig. 20 Integration process of strain memorization technique (SMT). The processing can be expressed as five steps corresponding to the three diagrams in the figure: (a) After S/D implantation; (b) oxide and tensile nitride deposition; (c) S/D and poly dopant activation anneal; (d) nitride removal; (e) salicidation and subsequent processes. STI: Shallow Trench Isolation [\[110\]](#page-35-0)

for the p-MOS channel and result in significant hole mobility enhancement [\[111\]](#page-35-0).

Above, we discussed the approaches used to introduce strain in Si channels. There are, however, some specifics as the properties of strained Si  $n-$  and  $p$ -MOSFET that deserve further discussion. Since the strained Si  $n-$  and  $p-MOS-$ FETs are used as part of scaling, both types of channel must be fabricated in the realm of the short channel MOSFET structures. Given the importance and extent of the reach of Si technology, a whole lot of investigations have been undertaken in regard to short channel MOSFETs and short channel effects. For n-MOSFET, the first problem is the extrinsic series resistances exacerbated by decreased Si layer thickness. Unless the extrinsic S/D resistance issue is addressed and those resistances are scaled, the gain afforded by strained channel can be negated and the ON current,  $I_{on}$ , would be reduced. It is, therefore, important to note that for experimental processes where the gate length is aggressively reduced but other aspects of the transistor remain the same as they are expected of a larger technology node,  $R_{sd}$  may constitute a much larger proportion of the total resistance, which could significantly offset any benefit of strained Si on  $I_{on}$  for the short channel *n*-MOSFET. An additional reduction of  $I_{on}$ enhancement can be expected if  $R_{sd}$  is larger for strained Si compared to bulk Si controls, which may be the case if the S/D implant and anneal process cannot be optimized to

compensate for the higher diffusivity and apparent lower electrical activation of As in  $Si_{1-x}Ge_x$  [\[112](#page-35-0)].

Another issue for the strained Si MOSFET is the conduction band offset. Under strain, the Si conduction band will bend and thus the threshold voltage will change if the same polysilicon electrode layer is used in the strained Si MOSFET. It has been reported that the threshold voltage for strained Si MOSFET is 150 meV lower than that for the bulk Si MOSFET case because of the conduction-band offset at the surface  $[113]$ . If an  $n^+$  polysilicon is used as the gate electrode layer, a heavier channel doping is required to compensate the threshold voltage shift. Rim et al. [\[114](#page-35-0)] found that for threshold-matched strained Si (on 13% Ge) and bulk Si short-channel n-MOSFETs, the effective vertical field  $E_{\text{eff}}$  for a given  $V_{\text{GT}}$  was 0.26 MV/ cm higher in the strained Si case. However, only 30% mobility enhancement can be obtained in this sort of device. It is found that the Coulomb-scattering introduced by the heavier doping at high electric fields degrades the mobility enhancement in the strain Si channel [\[115](#page-35-0)]. This means that in order to obtain the higher mobility enhancement, the strain Si MOSFET should operate at higher effective vertical fields.

However, if a metal gate electrode is used to replace the polysilicon gate electrode, it is not necessary to increase the channel doping to compensate for the band offset. The offset makes strained Si more compatible with a single metal gate work-function solution for bulk CMOS. Xiang et al. [\[116](#page-35-0)] used NiSi as the metal gate electrode material to fabricate the 35 nm strained Si MOSFET and found further enhancement in performance with good control over the short channel effects and no degradation in the gate oxide integrity, compared with the polysilicon MOS-FET. For strained Si devices with metal gates,  $I_{\text{dsat}}$ improvements are about 90% for long channel and 45% for 35 nm MOSFETs.

Another problem that is encountered is the  $n$ -type dopant diffusion in the SiGe layer. Usually, As and P have higher diffusivities in SiGe that in Si, which means that the n-type dopants will diffuse into the SiGe layer. This leads to a higher overlap capacitance which exacerbates the short channel effects. Wang et al. [\[117](#page-35-0)] found that enhanced diffusion of dopants along the misfit dislocations associated with SiGe/Si leads to increased off-state leakage in strained Si channel devices. They also noted that the process window narrows with increasing thermal budget since both strain relaxation and Ge diffusion are thermally activated. Choosing an optimal process window is, therefore, important for obtaining a robust and manufacturable substrate-strained Si technology.

The last issue we will touch upon for the  $n$ -MOSFET is the self-heating effect. Since the SiGe layer has a lower thermal conductivity than bulk Si, SOI-like self-heating in



Fig. 21 Output characteristics measured by DC and AC (6 MHz) conductance methods for 0.13 pm strained-Si MOSFET [[118](#page-35-0)]

strained Si MOSFETs will reduce the current enhancement (Fig. 21) [\[118\]](#page-35-0).

For a long channel p-MOS, hole mobility enhancements vary as a function of gate overdrive. At low vertical fields, the hole distribution tends to be weighted below the surface due to the type-II band alignment between the relaxed SiGe and the strained Si. As the gate overdrive is increased, holes can overcome the band offset and shift toward the surface. The gradual increase of inversion density in the strained Si results in an increase in mobility enhancement with  $E_{\text{eff}}$  up to 0.35–0.5 MV/cm [[119\]](#page-35-0). For short channel p-MOS, although the mobility enhancement for holes is much lower than for electrons the process integration may actually be easier in strained Si  $p$ -MOSFETs than in strained Si n-MOSFETs. p-MOSFETs do not exhibit the large reduction in  $V_T$  commonly observed in *n*-MOSFETs. Since B diffusion in SiGe is actually slower than in Si, and B has a higher solubility in SiGe than bulk Si, there is no dopant diffusion problem in the p-MOS. Fig. 21 Output characteristics monductance methods for 0.13 pm<br>
Fig. 21 Output characteristics monductance methods for 0.13 pm<br>
Fig. 21 Output characteristics monductance methods for 0.13 pm<br>
Fig. 21 Output characteristic

From the discussion above, we can glean that the mobility enhancement can be obtained by introducing strain to the Si channel. The strain can be introduced by using a SiGe buffer layer, which captured good deal of attention in the literature, but not practical due to large defect concentration. What is common in industry, however, is the inducement of the same polarity strain by processing methods. However, in order to get as high a possible mobility enhancement, some issues such as the source and drain extrinsic resistances, the increasing electric field caused by band offset compensation, and the selfheating should be addressed.



Fig. 22 Ideal CMOS structure for high performance [[120](#page-35-0)]

6.2 Ge channel and pertinent gate oxides

As mentioned above, in order to continue scaling of the Si CMOS, the strained Si channel has been employed for its higher carrier mobility compared with the conventional Si channel. However, the main limitation of CMOS is due to the p-channel performance and approaches that would increase the p-channel device must be explored. In addition, while the improvements on the  $n$ -channel device with strained Si are welcome, further enhancements require more radical approaches. In this context, use of (In,Ga)As for n-channel and Ge for p-channel MOSFETs is carried out (Fig. 22). Bulk Ge has a hole mobility of  $1900 \text{ cm}^2$  $V^{-1}$  s<sup>-1</sup> which is much higher than 450 cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup> for bulk Si. As the best candidate for replacement of the conventional Si  $p$ -channel, because of its high  $p$ -type mobility, Ge has received considerable attention (It is ironic to note that Si was rejected in the early stages of Ge based transistor development, Ge seems to be coming back to help Si CMOS technology). Considering the heterogeneous integration of Ge channel with the Si substrate and the compatibility issues of a Ge channel with the conventional Si processing, there are many problems that must be resolved. First of all, a stable gate dielectric stack for Ge channel CMOS which is also compatible with Si processing must be developed. As alluded to earlier, the first generation of transistors was made of Ge. However, the thermodynamically unstable and water soluble  $GeO<sub>2</sub>$  as the perceived gate dielectric hampered efforts to use this material in the semiconductor industry. Besides, it is more difficult, as compared to silicon, to obtain stable oxides with low interface defect densities on Ge due to the chemical and electrical instabilities inherent to the  $GeO<sub>2</sub>/Ge$  system. The most challenging issue is the Ge surface preparation and interface control before the high- $\kappa$  dielectric deposition. A possible solution for the surface passivation lies in the conventional Si surface passivation method, namely removal of the native Ge oxide with HF solutions (e.g., HF, DHF) leaving behind a hydrogen passivated surface. Bodlaki et al. [\[121](#page-35-0)] found that the H- and Cl-terminated Ge (111) rapidly re-oxidizes in ambient on a timescale of minutes. S- and alkyl-terminations are more robust and show little sign of oxidation after a month of storage in ambient conditions. Thermal annealing is another method to remove the oxides on the Ge surface [\[122](#page-35-0)]. In this case, the Ge sample is UV-ozone oxidized at first, and then thermal annealed in the ultrahigh vacuum (UHV) at the temperature above 390  $^{\circ}$ C for more than 30 min to remove the oxidation layer on the Ge surface.

Nitridation Ge surface has in fact been found to lead to improved surfaces [[123\]](#page-35-0). In this process, a Ge sample is in situ nitridated at 350–600  $^{\circ}$ C by exposure to an atomic N beam from a remote RF source, at 350 W for 30 s in an ALD chamber. The surface nitridation introduces positive trapped charges and dipoles at the interface, resulting in a significant flat band voltage shift. However, by employing a post-deposition anneal at 550  $\degree$ C in O<sub>2</sub> before the electrode (gate) metal deposition, the flat band voltage shift can be reduced and the leakage current density introduced by the nitridation step can be reduced. With surface nitridation, the leakage current density, C–V hysteresis, charge trapping, and interface state density can be significantly reduced. Gusev et al. [\[124](#page-35-0)] found that nitrided interface shows better electrical quality. Films deposited on the nitrided surface which in an FET becomes the interface, are mostly amorphous, compared with the  $HfO<sub>2</sub>$  quasi-epitaxial growth in the case of direct deposition on the Ge surface. It has been found that the interface after thermal nitridation in ammonia is apparently better as compared to that after a wet chemical treatment. After the  $NH<sub>3</sub>$  treatment, the GeON interfacial layer forms on Ge surface, which plays a positive role as a diffusion barrier during the remaining portion of the growth [[125](#page-35-0)].

In an alternative approach, annealing of Ge in  $SiH_4 + N_2$  has been reported as the effective passivation method [\[126](#page-35-0)]. Specifically, the Ge sample in this particular investigation has been annealed in a 400  $\mathrm{^{\circ}C}$  constant temperature chamber with a pressure of 3 mTorr and in  $SiH_4 + N_2$  ambient at 5 Torr for 60 s prior to the HfO<sub>2</sub> deposition. The  $SiH<sub>4</sub>$  surface passivation can to a large extent prevent the formation of unstable germanium oxide at the surface and suppresses the Ge atom out-diffusion after  $HfO<sub>2</sub>$  deposition.

The second issue for the Ge channel MOS structure is the choice of gate dielectric oxide. At the time of this writing, the best oxide candidate for Ge appears to be Ge oxynitride (GeO<sub>x</sub>N<sub>y</sub>). GeO<sub>x</sub>N<sub>y</sub> has better thermal and chemical stability than the native Ge oxides (GeO and  $GeO<sub>2</sub>$ ) [[127\]](#page-35-0). With long time nitridation to achieve oxynitride, a glassy network of germanium, oxygen, and nitrogen can be formed. In addition, the incorporation of nitrogen into Ge oxides has the benefit of reducing atomic diffusion between the gate dielectric and substrate and the gate electrode. High-quality thin  $GeO<sub>x</sub>N<sub>y</sub>$  has been formed

on germanium by nitridation of a thermally grown germanium oxide  $[128, 129]$  $[128, 129]$  $[128, 129]$  $[128, 129]$ . NH<sub>3</sub> was chosen as the nitridation gas because of its ability to incorporate more nitrogen into the oxynitride film than other nitridation gases. For this process, a step dubbed as he rapid thermal oxidation (RTO) is first carried out at  $500-600$  °C with a 5–120 s soak time in dry oxygen to form a layer of  $Ge_xO_y$ . Then another processing step, rapid thermal nitridation (RTN) is performed at 600  $^{\circ}$ C with a 1–5 min soak time in ammonia ambient to convert the oxides into  $\text{GeO}_x\text{N}_y$ .

Shang et al. [\[130](#page-35-0)] have fabricated strained Ge channel p-MOSFETs with a thin gate stack of Ge oxynitride and low-temperature oxide (LTO) GeON dielectric layer on a bulk Ge substrate without a silicon (Si) cap layer. These devices show over two times higher transconductances and 40% hole mobility enhancement over the Si control with a thermal  $SiO<sub>2</sub>$  gate dielectric, as shown in the effective mobility curve of the fabricated Ge channel MOSFET (Fig. 23). However, the equivalent oxide thickness (EOT) is  $\sim$ 8 nm, which is not sufficient for MOSFET scaling. In order to stay with the development of the Si CMOS scaling guidelines, other dielectric materials should be considered and used to get higher EOT with thinner oxide layer.

Many high- $\kappa$  materials developed for Si or strained Si channels have been used in the fabrication of Ge MOS-FETs. Chen et al. [[131\]](#page-35-0) used remote plasma-assisted chemical vapor deposition (RPCVD) to achieve  $HfO<sub>2</sub>$ MOS capacitor structures (EOT =  $9.7 \text{ Å}$ ) on a strained epitaxial Ge or SiGe layer grown on Si substrates. Wu et al.  $[132]$  $[132]$  deposited HfO<sub>2</sub> dielectric layers on Ge samples using a  $SiH<sub>4</sub>$  and nitridation surface passivation technique before the deposition. The  $SiH<sub>4</sub>$  passivated samples were characterized by an EOT of  $16.1$  Å and the nitridation passivated samples by an EOT of 19.5 A. Chui et al. [[133\]](#page-35-0)



Fig. 23 Effective mobility extracted on (solid) of the fabricated Ge p-MOSFETs and on (open) Si control [[130](#page-35-0)]

deposited a 35–50  $\AA$  ZrO<sub>2</sub> dielectric layer on the Ge  $p$ -MOSFET and obtained a 6–10 Å EOT.

The choice of gate electrode for Ge channel devices is another issue that must be addressed. Obviously the conventional poly-Si gate electrode is not suitable for Ge channels because of the required high-temperature (1000 °C) dopant activation processing step for poly-Si and the low melting point of Ge. Therefore, a suitable metal electrodes must be explored for Ge channel devices. Al, and TaN have been tried in conjunction with Ge oxynitride and  $HfO<sub>2</sub>$  gate dielectric layers, respectively. As far as the Al electrode is concerned, the interaction between GeON and Al was found to form an interfacial layer between them [\[134](#page-35-0)], which causes the EOT of the gate stack to not be sufficiently thin. Compared with Al electrode, W electrode can be used to remove the interface problem and obtain a much thinner EOT stack. The LTO GeON process, as mentioned above, can be employed to prevent the interfacial interaction. By using TaN gate metal and  $HfO<sub>2</sub>$ dielectric oxide  $[135]$  $[135]$ , the TaN/HfO<sub>2</sub>/Ge gate stack with an EOT of 12.9 Å and low current leakage density can be obtained. It has been reported that Schottky emission dominates the current in the TaN/HfO<sub>2</sub>/Ge gate stack deposited on Ge substrates. Huang et al. [\[136](#page-35-0)] employed the fully silicided NiSi (4.55 eV) and germanided NiGe  $(5.2 \text{ eV})$  dual gates on Al<sub>2</sub>O<sub>3</sub>/Ge-on-Insulator (GOI) MOSFETs (EOT  $= 1.7$  nm). The MOSFET with these kinds of gate electrodes showed higher drain current and better reliability, compared with the Al electrode.

As described above, the gate stack and the choice of the gate electrode are the key issues for Ge channel  $p$ -MOS-FETs. Much work still remains, a part of which is the need for a processing technology which is compatible with the conventional Si MOSFET technology either in place or in development. However, to get a higher hole mobility and circuit speed, the MOSFET structure should also be optimized. In this context, many research groups have attempted to design different kinds of FET structures to fulfill the quest for mobility enhancement, as discussed below.

The first and most straightforward approach regarding Ge channel MOSFET is to employ the oxide gate stack on Ge substrate and fabricate it by using the standard processing technology. Before the discussion of Ge channel MOSFET, a key point for Ge channel MOSFET must be mentioned. Considering the integration of Ge channel MOSFET with Si-based technology and further the original idea of replacing the Si channel with the Ge channel, the Ge channel layer is typically epitaxially grown on the Si substrate or SiGe buffered Si substrate. Thus the Ge layer is strained because of the lattice mismatch with the substrate, which can enhance the carrier mobility. The compressively strained Ge channel further enhances the hole mobility due to the very small effective hole mass  $(0.1 \text{ m}_0)$ . As mentioned at the beginning of this particular discussion, the ptype Ge channel is promising for replacing the Si channel because of its much higher hole mobility. Therefore, most of Ge channel MOSFET activity is focused on the Gebased channel p-MOSFET. Different from the Si system which has the venerable  $SiO<sub>2</sub>$  native oxide, the oxide/Ge interface has a much higher interface defect density. In order to avoid the Coulombic scattering from the interface states and also reduce the leakage current, a very thin Si cap layer is typically inserted between oxide and Ge. Straddled by Si on both sides, the Ge layer acts as the quantum well and confines carriers. In the optimization schemes of this kind MOSFET structure, the thicknesses of Si cap and Ge layer are very important for reducing the band-to-band tunneling (BTBT) leakage current and improving the channel mobility [[137\]](#page-35-0). There is, however, a design tradeoff between the channel mobility and BTBT leakage current. The thicker Si cap layer lowers the electric field in the high-mobility channel and thus reduces the BTBT leakage current. In the meantime, the scattering of the channel carriers by the interface states can also be reduced. However, the carrier density of the Ge channel will also be reduced. The optimal thickness of the Si cap must therefore be figured out. By reducing the thickness of Ge channel layer the defects caused the strain relaxation can be reduced, but at the expense of the channel carrier density which is reduced. Considering these two effects, the thickness of Ge channel layer should be optimized. Another problem with which we should be concerned is to prevent Ge diffusion into the Si interlayer during the annealing step. The Ge diffusion will reduce the thickness of the pure Ge layer and accumulate at the interface, which increases the interface states density and degrades the channel mobility. It has been found that a thickness of 2 nm is optimum for the Ge channel without obvious Ge diffusion. Also a MOSFET with 2 nm Ge channel shows a much higher mobility than those with thicker Ge channels. This is because the channel layer is sufficiently thin and not so readily relaxed through defect generation, at the interface. Furthermore, the quantum confinement effect in the 2 nm Ge channel is better for a higher effective bandgap compared with a thicker Ge channel. The optimum thickness for the Si interlayer is around 4–6 nm, as shown in Fig. 24. With optimized Ge channel and Si cap layer thicknesses, a 3.5 times higher enhancement has been achieved compared with the conventional Si MOSFET. Lee et al. [[138\]](#page-35-0) optimized the Si and Ge thicknesses to improve the mobility of Ge channel MOSFET fabricated on a SiGe virtual substrate. It was found that a MOSFET with a Ge layer thickness of 8–12 nm and a Si cap thickness of 3–5 nm shows 8–10 times mobility enhancement, compared to the conventional Si MOSFETs.



Fig. 24 (a) Mobility and band to band tunneling (BTBT) leakage current versus TSi cap; (b) Mobility and BTBT versus TGe channel showing that 2 nm is optimum for 100% strained Ge on bulk Si [[137](#page-35-0)]

The second kind of design that should be mentioned is the dual-channel heterostructure MOSFET. A modified structure without the Si cap layer is called modulationdoped field-effect transistor (MODFET). The epi-structure of the MOSFET is shown in Fig. [25.](#page-23-0) Obviously, this dualchannel heterostructure SiGe MOSFET structure is somewhat different from the Ge channel MOSFET we mentioned earlier, but with some similarities. The strained SiGe layer acts as the trap well to confine the holes. Furthermore, the strain in the layer improves the hole mobility. As the name suggests, this device has two channels. First,

<span id="page-23-0"></span>the strained SiGe layer confines the holes in one channel. Second, the Si cap layer forms the other channel when the inversion layer is formed under a gate bias. With increasing gate bias, the holes in the SiGe channel will be pulled to the inversion channel. The dual channel MOSFET has a higher hole mobility than the single channel varieties. Besides, with the strained Si layer and SiGe layer combined together, the strained Si  $n$ -MOSFET and dual channel p-MOSFET can be integrated into the whole epi-wafer simply by adjusting the doping profiles and gate stacks for different FET regions. However, compared with the single layer Si MOSFET, the processing for the dual channel MOSFET is pretty complicated and its performance is affected by several factors.

First of all, the thickness and Ge component of the strained SiGe layer is an important parameter affecting the MOSFET hole mobility. Leitz et al. [\[139](#page-35-0)] observed that a MOSFET with a thicker strained SiGe layer exhibited relatively high hole effective mobility. A thin layer of Si cap and a thick layer strained SiGe provide the best performance. A larger hole effective mobility enhancement



Fig. 25 Epi-structure diagram of the dual heterostructure SiGe MOSFET. The strained SiGe has higher Ge component than the relaxed SiGe substrate. The trapping well for holes will be deeper with the increasing of Ge component in the strained SiGe layer

over the conventional Si MOSFET can be reached by optimizing the thickness of the Si cap layer and SiGe layer. In addition, the alloy scattering, which is more effective at low temperatures, did not seem to hamper the hole mobility enhancement although the mobility varies with the Ge component. From theoretical calculations [\[140](#page-35-0)], one can find that the extension of the hole wave function into the Si cap layer and SiGe layer varies with the thickness of both layers. As shown in Fig. 26, the hole wave function extends into the Si cap layer by about 2 nm and the mobility is expected to be reduced due to the interface roughness and the Coulomb scattering centers located at the  $SiO<sub>2</sub>/Si$  interface. A thinner SiGe layer means further extension of the hole wave function into the Si layer and thus increased scattering. The effect of the Ge concentration on the hole mobility is reasonably complicated because the strain status, valence band offset, and hole effective mass would change with the Ge composition, requiring more extensive treatments.

The thickness of Si cap layer is also very critical for mobility enhancement. In order to attain a higher inversion charge density, the thickness of cap layer should be small. However, as mentioned above, the cap layer should be thick enough to prevent the hole wave function extension and thus reduce the surface-roughness scattering by the  $SiO<sub>2</sub>/Si$  interface. There is an optimum Si cap layer thickness, as shown in Fig. [27](#page-24-0) [[141\]](#page-35-0).

In order to get even higher mobilities, strained Ge channels have been explored. A typical strained Ge channel MOSFET is similar to the dual channel SiGe MOSFET. The only difference is that the SiGe strain layer in the latter case is replaced by a strained Ge layer. The Si cap layer in the Ge channel MOSFET is suitable and compatible for fabricating a high- $\kappa$  gate stack. It has been reported that with strained Ge channel p-MOSFET, a hole mobility enhancement factor of 7.5 is possible in the realm of  $HfO<sub>2</sub>$ high- $\kappa$  gate dielectric layer with a 3 nm Si cap layer and a 3 nm strain Ge layer [[142\]](#page-36-0).

In addition, the SiGe modulation-doped field-effect transistors (MODFETs) have also been studied. A typical SiGe MODFET is composed of a relaxed  $\text{Si}_{1-x}\text{Ge}_x$  buffer

Fig. 26 Calculated wavefunctions and energy levels for the first heavy-hole quantum level 7-nm  $Si<sub>0.7</sub>Ge<sub>0.3</sub>$ , 5-nm  $Si<sub>0.6</sub>Ge<sub>0.4</sub>$ , and 4-nm  $Si<sub>0.6</sub>Ge<sub>0.4</sub>$ quantum wells [\[140\]](#page-35-0)



<span id="page-24-0"></span>layer grown on a Si substrate followed by a thin layer of  $Si_{1-v}Ge_v$  (y > x), which leads to splitting of the valence bands, reducing inter-band scattering and improving the hole mobility under biaxial compressive strain. The band offset created by strain acts to confine the holes. A typical MODFET device structure is shown in Fig. 28 [\[143](#page-36-0)]. Researchers at IBM have investigated the SiGe MODFET extensively and developed MODFETs with different Ge compositions. It was found that the highest mobility could be attained at the point where the Ge concentration approaches 100% due to reduced alloy scattering and the lower valence-band effective mass. For the  $Si<sub>0.3</sub>Ge<sub>0.7</sub>$  $Si_{0.7}Ge_{0.3}$  and  $Si_{0.2}Ge_{0.8}/Si_{0.7}Ge_{0.3}$  MODFET, hole mobility enhancement of about 5–6 times have been



Fig. 27 Dual-channel PMOS mobility enhancement vs  $h_{Si}$  cap for strained-Si/strained-Ge heterostructures on  $Si<sub>0.3</sub>Ge<sub>0.7</sub>$ .  $h<sub>Ge</sub> = 12$  nm (squares);  $h_{\text{Ge}} = 6$  nm (circles) [[141\]](#page-35-0)



Fig. 28 The cross sectional diagram of a  $Si<sub>0.2</sub>Ge<sub>0.8</sub>$ -channel p-MODFET device structure fabricated on a silicon-on-sapphire substrate by IBM [[143\]](#page-36-0)

achieved [[144,](#page-36-0) [145\]](#page-36-0). For a  $Ge/Si_{0.4}Ge_{0.6}$  MODFET, more than 6-fold mobility enhancement can be achieved [\[146](#page-36-0)].

# 6.3 GaAs channel and associated gate oxide development

GaAs has many advantages over Si for some applications due to its relatively high electron mobility, velocity, and direct bandgap, and has been amply covered in the literature, including many books. In fact InGaAs is even better than GaAs in terms of the aforementioned characteristics. The notion of combining the attributes of GaAs or better yet InGaAs, and Si provided the impetus the scientists to figure out a way to combine them together and get more powerful and useful devices. As a result, GaAs growth on Si substrates has been widely studied by many research groups [[147\]](#page-36-0). If GaAs could be grown on Si successfully, the integration of GaAs devices and Si circuits could be realized. Early investigations of GaAs on Si faced layer cracking due to thermal mismatch between the two materials which was really made harder than it had to be as the model used at the time was that uniform GaAs layers would be required on Si. In reality, however, only a thin sliver of GaAs would be needed to form the channel of an eventual  $n$ -channel MOS-FET. Due to reduced dimensions which the industry has reached, and seeks to reduce them even further, not only the cracking issue would be mitigated but also the extended defect concentration can be reduced as the film dimension in at least two dimensions would be very small. To reiterate, if the conventional Si channel could be replaced by a GaAs channel, the MOSFET operation speed can be improved greatly. Conceptually, the InGaAs has the highest mobility and could even be a better choice for an n-channel device.

There are several problems regarding the growth of GaAs on Si substrates. An important one among them is the 4.1% lattice mismatch between silicon and GaAs, and 60% mismatch in thermal expansion coefficients, which to a first extent lead to the high density of defects and cracking, respectively. As mentioned above, small dimensions of the GaAs channel would mitigate much of the problem. Below, however, the issues faced by epitaxial growth of GaAs on Si uniformly over a large area will be discussed as they took much of the scientific discourse in 1980s when the topic picked considerable steam.

Two kinds of typical defects exist in the GaAs-on-Si system: dislocations caused by lattice mismatch and antiphase domains (APDs). In order to reduce these defects and improve the crystal quality of GaAs on Si, many approaches have been explored. At the beginning of the growth, the most important issue for reducing the defects is the preparation of Si substrates. Contamination of the Si surface by carbon (C) and oxygen (O) is particularly harmful to the epi-layer growth. The oxygen contaminations can be

alleviated by heating Si substrate to  $1000$  °C. However, the carbon contamination cannot be removed by heating because of the very high heating temperature that would be required. Besides even if one could achieve the requisite high temperature, the carbon can react with the Si substrate and form SiC in the form of three-dimensional nuclei at 800 °C. Therefore, the pre-cleaning procedure is critical for the GaAs growth. The detailed substrate preparation procedure is shown in Table 4 [[148\]](#page-36-0).

We have mentioned above that the APD defects form in the GaAs growth on Si, particularly on (001) like surfaces. The APD defects are introduced by the non-uniform coverage of the first monolayer and single steps at the Si surface. Si crystal has the diamond structure with two interpenetrating face-centered cubic Bravais lattices. While, GaAs has the zincblende structure, similar to the diamond structure but the two face-centered cubic lattices either occupied by As atoms or by Ga atoms. Therefore, APDs take place when the allocation of each face-centered lattice to a type of atom is not the same throughout the crystal. In other words, the Ga and As atoms end up in the wrong sublattice in relation to the major portions of the GaAs layer. When present and both types of domains meet, they introduce Ga–Ga (or As–As) neighbors which are electrically charged defects acting as acceptors (or donors). To prevent the APD formation, at the beginning of the GaAs growth on Si, Si surface is usually covered by a

Table 4 Si substrate preparation for growth of GaAs on it

- 1 Degrease by boiling in trichloromethane 3 min  $\times$  3times. Rinse in acetone/methanol/DI  $H_2O$  and blow with dry  $N_2$ . Immerse in hot 1: $HNO<sub>3</sub>$ , 1: $HSO<sub>4</sub>$  for 5 min
- 2 5: HCI.  $3: H_2O$ .  $3: H_2O_2$  at 60 °C for 5 min.
- $3\,$  2 min. rinse in H<sub>2</sub>O
- 4 1:HF. 10:H2O for 20 s
- 5 Rinse
- 6 5:3:3 solution for 2 min
- 7 Rinse 1:10 solution for 20 s, rinse, repeat this step 4 times
- 8 5:3:3 solution for 5 min
- 9 Rinse in DI water and blow with dry  $N_2$

Fig. 29 Diagram showing the effect of tilting on the substrate surface. (a) Nominal (001) orientation, (b) the orientation tilt off (001) toward [011] [\[149\]](#page-36-0) monolayer of Ga or As followed by a low temperature buffer layer grown in conjunction with a vicinal (off axis) substrate. Because of the volatile nature of As, temperatures as low as 450  $^{\circ}$ C must be used [\[149](#page-36-0)]. In addition, the low growth rate  $(0.1 \mu m/h)$  during the initial stages of growth (low temperature buffer layer) is required in consideration of crystal quality improvement.

In addition to APDs, another challenge is the high dislocation density introduced by lattice mismatch and thermal expansion difference. Fisher et al. [[144\]](#page-36-0) have carried out extensive investigations of various approaches to reduce dislocation density. The first approach is substrate tilt. By adjusting the substrate tilting angles and the sizes of the Si atom steps, dislocation density can be greatly reduced. There are two types of edge dislocation in GaAs epilayers. Type I has its Burgers vector in the nominal substrate orientation ( $B = \pm (1/2a)$  [011] or  $\pm (1/2a)$ 2a)  $[01-1]$ ,  $(001)$  being the nominal substrate plane). While type II has its Burgers vector inclined at  $45^{\circ}$  to the nominal substrate orientation. The type I edge dislocation is preferred since it is more effective in accommodating the misfit compared with the type II. Besides, the type I does not generate threading dislocations, which would propagate into the epitaxial structure above and degrade the epilayer crystal quality. By utilizing vicinal substrates by a suitable angle, the type I dislocations can be preferentially introduced to reduce the dislocations. The diagram in Fig. 29 shows the effect of tilt on substrate surface. Theoretically, every 25 atomic planes a type I dislocation would needed to accommodate the misfit. That means a tilted plane providing one step every 25 atomic planes should be adequate for the misfit. Therefore, the tilt angle should be 1.6°. However, considering the steps at the regular intervals, a larger tilt angle should be prepared to ensure that there are only a negligible number of steps spaced by more than 25 atomic planes. From the experimental point of view, it has been observed that the threading dislocation density of GaAs epilayers grown on the  $4^{\circ}$  tilted (100) Si substrate toward [001] can be substantially reduced. As mentioned above, the problem could be mitigated considerably by growing only in small areas with one dimension being in a



few tens of nanometer in aggressive Si MOSFET designs. In order to reduce the dislocation density further, many other approaches, such as temperature cycling, both during and after growth, introduction of strained layers, and special surface treatments of the substrate have been tried.

Fisher et al. [\[150](#page-36-0)] also incorporated strained superlattice interlayers (10-period 100 Å GaAs/100 Å  $In<sub>0.15</sub>Ga<sub>0.85</sub>As$ ) to reduce the dislocation density, aided by dislocation gliding direction to be along [111]. It was found that the superlattice structure can efficiently hamper the propagation of threading dislocations and reduce their density near the surface of a 2 lm GaAs epilayer on Si substrates. The strain field of the inserted superlattice can react with threading dislocations, and especially the mixed variety, but less likely with edge dislocations. The strain field introduced by the superlattice can bend the mixed dislocations at the superlattice interface [\[151](#page-36-0)]. Soga et al. [\[152](#page-36-0)] has used the MOCVD selective growth combined with superlattice interlayers to reduce dislocation density. The first 0.2 um square (500  $\mu$ m  $\times$  500  $\mu$ m separated by 500  $\mu$ m) SiO<sub>2</sub> mask was deposited on Si substrate, followed with a 10-period GaP/  $GaAs<sub>0.5</sub>P<sub>0.5</sub>$  and 10-period  $GaAs<sub>0.5</sub>P<sub>0.5</sub>/GaP$  superlattice. Although a high quality single crystal GaAs was grown on the area without  $SiO<sub>2</sub>$  mask, poly crystalline GaAs appeared on the mask. While this did not necessarily led to dislocation reduction, this method can release the strain and reduce the wafer warping caused by the strain between the GaAs epilayer and Si substrates.

The thermal cycle annealing has been developed as another effective method to improve the crystal quality during MOCVD growth  $[153]$  $[153]$ . After a 2 µm GaAs epilayer growth, the thermal cycle, annealing, processing has been employed under the following conditions: at first the substrate was cooled to near room temperature; and then heated to an annealing temperature of around  $700 \degree C$  for  $5$  min with AsH<sub>3</sub> flow for protection; this process was repeated 13 times. After the completion of thermal cycle annealing, another layer of GaAs was grown. High crystal quality GaAs epilayer with dislocation density of  $2 \times 10^6$  cm<sup>-2</sup> could be realized. The dislocation annihilation can be achieved by dislocation motion under the high thermal stress and temperature, and thermal cycle annealing. After molten KOH etching of the GaAs layer [\[154](#page-36-0)], etch-pit density (EPD) can be observed, which is equivalent to the 2/3 of the dislocation density measured by TEM.

The experimental results indicated that the dislocation density was reduced with the number of thermal cycle annealing and temperature difference in the cycle annealing increasing. The changes of EPD with the annealing temperature and cycle number are shown in Fig. 30. Meanwhile, from the numerical analysis results, it was found that the dislocation density can be significantly reduced at a temperature above  $700\text{ °C}$  and the higher

quality GaAs on Si could be realized with more thermal cycle annealing cycles if GaAs epilayer degradation during annealing can be avoided. A little different from the thermal cycle annealing, a post growth thermal annealing also has been shown to reduce the dislocation density in MBE grown GaAs on Si [\[155](#page-36-0)]. It was found that the twins and stacking faults can be by and large removed from the GaAs layer by this annealing step.

Soga et al. [[156\]](#page-36-0) developed the epitaxial lift-off (wafer bonding) process to reduce the stress and re-grow the GaAs layer by MOCVD. The schematic diagram for the entire growth sequence is shown in Fig.  $31$ . First the 3  $\mu$ m GaAs layer grown on GaAs substrate with 10 nm AlAs interlayer is bonded with Si substrate which is treated in the  $SeS<sub>2</sub>$ solution dissolved in  $CS_2$ . Then, the sample is immersed in  $HF:H<sub>2</sub>O$  (1:2) for about 1 day at room temperature to liftoff the GaAs layer on the top of AlAs interlayer by selective etching of AlAs. After that, another  $3 \mu m$  GaAs layer was re-grown on the substrate. The GaAs re-growth



Fig. 30 Changes in inverse etch pit density 1/D for thermal cycle annealing as function of thermal temperature and cycle number [[154](#page-36-0)]



Fig. 31 Process diagram for the epitaxial liff-off and MOCVD regrowth [\[156](#page-36-0)]

layer with high crystal quality and almost zero stress can be realized since the bonding process can prevent dislocation formation efficiently compared with the conventional GaAs MOCVD growth on Si substrate.

The buffer layers used to relax the strain in GaAs epilayers have been studied extensively. Takano et al. [[157\]](#page-36-0) used an InGaAs interlayer combined with thermal annealing to grow GaAs on Si substrate by MOCVD. The InGaAs interlayer can relieve the strain between the GaAs layer and Si substrate, because of its larger lattice constant. The threading dislocations are sensitive to the In composition of the interlayer and the minimum dislocation density of  $1.2 \times 10^6$  cm<sup>-2</sup> corresponds to the In component of 0.09 in the InGaAs interlayer. In addition, the dislocation density can also be significantly reduced by the four-time thermal cycle annealing process compared to the one-time process. ZnSe is another kind of buffer layer material that has been used as an interlayer in MBE growth of GaAs on Si [\[158](#page-36-0)]. Due to its softer hardness compared with GaAs and Si, dislocations can be made to reside in the ZnSe interlayer and stopped from propagating into the GaAs epilayer. Combined with post-growth annealing, the crystal quality of GaAs layer can be improved further. Moreover, a-GaAs/a-Si double buffer layer has been applied to the GaAs MOCVD growth on Si substrate to reduce the defect density of the GaAs epilayers [\[159](#page-36-0)]. The diagram for the grown structure is shown in Fig. 32.

By using a  $SrTiO<sub>3</sub> (STO)$  [\[160](#page-36-0)] layer as a buffer layer in MBE growth, the dislocation density of the GaAs layer has been reportedly reduced to  $\langle10^5 \text{ cm}^{-2} \rangle$  (care must be exercised when the density gets this low for accuracy). After the buffer layer growth, the GaAs epilayer is grown at the end. The GaAs MESFETs fabricated on Si substrate exhibited a mobility of 2682  $\text{cm}^2/\text{Vs}$ . The 0.7 µm gate length MESFET was shown to operate for over 800 h under a voltage bias with 1.2% degradation in drain current.

# 6.4 Gate dielectrics on GaAs

Thus far we have discussed the issues surrounding GaAs epitaxy on Si substrates. In order for GaAs to be utilized in

the realm of MOSFETs, dielectric materials for the GaAs, or (InGa)As, channel MOSFETs and the associated processing must be investigated in an effort to overcome considerable challenges that exist. As mentioned above, there is a whole host of dielectric materials that can be used as the gate dielectric. However, the critical point is the compatibility of the dielectric materials with both GaAsbased epilayer and conventional Si MOSFET processing.

When it comes to the oxide materials fabricated on GaAs epilayers, the native oxide,  $Ga<sub>2</sub>O<sub>3</sub>$ , surfaces. Passlack et al. [\[161](#page-36-0)] studied the  $Ga_2O_3$ -GaAs interface comprehensively by using MBE to grow the  $Ga<sub>2</sub>O<sub>3</sub>$ , both by in situ and ex situ means. The in situ method involves deposition of  $Ga<sub>2</sub>O<sub>3</sub>$  on the GaAs epilayer immediately after the completion of GaAs MBE epitaxy without exposing the surface to atmospheric conditions. In comparison, the ex situ method allowed exposed the GaAs epi-wafer to the atmospheric conditions for as long as three days followed by the deposition of the native oxide on the wafer afterwards. A lower interface trap density,  $D_{it}$ , could be obtained by the in situ method, as low as  $10^{10}$  cm<sup>-2</sup> eV<sup>-1</sup>, and the interface remained stable up to 800  $^{\circ}$ C. After the temperature stress by rapid thermal annealing (RTA), the Ga and As 3d binding energies did not change, which shows a good thermodynamic interface stability (Fig. 33). As far as the electrical properties are concerned, quasistatic and high frequency capacitance–voltage measurements did not show any notable frequency dispersion for frequencies above100 Hz for the depletion region, as shown in Fig. [34](#page-28-0) which indicates that the characteristic time constant associated with processes involving traps is longer than 1 ms. The larger experimental characteristic time as compared to the calculated value indicated the oxide traps being located about 20  $\AA$  away from the interface [[162\]](#page-36-0). In particular, the relatively low resistivity oxide layer in close proximity to the interface acts to reduce the effective oxide thickness and increase the observed capacitance with decreasing



Fig. 32 Schematic of the epitaxial structures grown using (a) a-GaAs/a-Si double buffers and (b) a single a-GaAs buffer (TCA: thermal cyclic annealing) [[159](#page-36-0)]



Fig. 33 Interfacial depth profiles of Ga and As 3d core levels of in situ fabricated  $Ga<sub>2</sub>O<sub>3</sub> - GaAs$  structures after RTA [[161\]](#page-36-0)

<span id="page-28-0"></span>

Fig. 34 C–V characteristic of n-type samples measured in the quasistatic mode and at various frequencies between 100 Hz and 1 MHz. The oxide thickness  $t_{ox}$  is 462 Å [[162](#page-36-0)]

frequency. Based on the in situ deposition method [\[163](#page-36-0)], the  $n$ - and  $p$ -type inversion-channel enhancement mode,  $n$ channel depletion-mode  $Ga_2O_3(Gd_2O_3)/GaAs$ , and *n*channel enhancement-mode  $Ga_2O_3(Gd_2O_3)/In_{0.53}Ga_{0.47}As$ MOSFETs have been fabricated. It should be mentioned that prior to the dielectric deposition, the sample was placed into the MBE chamber to get rid of the native oxide on the GaAs surface. The depletion-mode GaAs MOSFET with  $Ga_2O_3(Gd_2O_3)$  gates had a smaller gate leakage current compared to conventional GaAs MESFET. No hysteresis and drain-current drifting has been found in the  $In_{0.53}Ga_{0.47}As$  MOSFETs.

In addition to the native oxide, high- $\kappa$  dielectric materials developed for Si MOSFET have also been applied to GaAs FETs. Tong et al. [[164\]](#page-36-0) reported the high- $\kappa$  dielectric integration on a p-GaAs substrates. Four types of high- $\kappa$  dielectric materials (Al<sub>2</sub>O<sub>3</sub>, HfO<sub>2</sub>, and HfAlO deposited by atomic layer deposition (ALD) and  $Gd_2O_3$ ) deposited by DC sputtering were investigated and evaluated as far as the reliability and performance of the GaAs MOSFETs are concerned. In contrast to the case of  $Ga<sub>2</sub>O<sub>3</sub>$  the other high- $\kappa$  dielectrics on GaAs show a large frequency dispersion and hysteresis. In addition, diffusion of Ga and As atoms into the high- $\kappa$  layer has been observed which exacerbates the interface quality between the high- $\kappa$  dielectric and GaAs. The frequency dispersion for various dielectric materials investigated is shown in the Fig. 35. Among them, HfAlO on p-GaAs shows the lowest frequency dispersion and interface trap density,  $D_{it}$ , without Ga–O bonds at the interface compared with the  $Al_2O_3$  and  $HfO_2$ 



Fig. 35 Frequency dispersion in accumulation capacitance (%) between 20 kHz and 100 kHz for different high- $\kappa$  on GaAs [\[164](#page-36-0)]



Fig. 36 C–V characteristics of GaAs MOS capacitor at 100 kHz for  $HfO<sub>2</sub>$  and  $HfO<sub>2</sub>/Gd<sub>2</sub>O<sub>3</sub>$  gate stacks on p-GaAs [\[164\]](#page-36-0)

dielectric layers. Moreover, HfAlO on p-type GaAs shows the best electrical properties after post deposition annealing (PDA) at 500 °C (PDA at above 500 °C causes a significant Ga and As atomic diffusion to the interface). Insertion of a thin layer of  $Gd_2O_3$  between  $HfO_2$  and GaAs can efficiently decrease the formation of Ga–O bonds and has been shown to reduce the interface state density. Compared with the C–V characteristics of GaAs MOS capacitors with  $HfO<sub>2</sub>$ , the  $HfO<sub>2</sub>/Gd<sub>2</sub>O<sub>3</sub>$  gate dielectrics, shown in Fig. 36, have higher accumulation capacitance, less frequency dispersion, and a smaller hysteresis voltage.

The performance of the GaAs MOSFETs has been dramatically improved as a result of research on the gate dielectric interfaces. Kim et al. [[165\]](#page-36-0) fabricated *n*-channel depletion and enhancement GaAs MOSFETs by using the MBE to deposit a 20 nm-thick  $Ga_2O_3(Gd_2O_3)$  as the gate dielectric layer. The enhancement mode MOSFET with 2 um gate length showed a peak transconductance of 40 mS/mm. Wang et al. [\[166](#page-36-0)] deposited a  $Ga_2O_3(Gd_2O_3)$ 

gate dielectric layer in an ultrahigh vacuum (UHV) e-beam evaporation system connected with the GaAs-based MBE chamber. The 0.8 um gate length GaAs MOSFETs so fabricated showed a maximum drain current density of 450 mA/mm and a peak extrinsic transconductance of 130 mS/mm. The long-term drain current drift of the GaAs MOSFET is  $\langle 1.5\%$  during operation for a period of over 150 h. Wu et al.  $[167]$  $[167]$  used the liquid phase chemical enhanced oxidation (LPCEO) method near room temperature to grow the  $Ga_2O_3(Gd_2O_3)$  gate. The resultant 0.8 µm gate length N-channel depletion-mode GaAs MOSFETs based on this kind oxide gate (35 nm) showed a transconductance larger than 80 mS/mm and the maximum drain current density of 380 mA/mm. Ye et al. [[168\]](#page-36-0) applied the ALD method to the dielectric layer deposition on GaAs. Si-doped depletion-mode n-channel GaAs MOSFETs having a  $0.65 \mu m$  gate-length and a 16 nm  $Al<sub>2</sub>O<sub>3</sub>$  gate oxide were fabricated and showed a gate leakage current density of  $\langle 10^{-4} \text{ A/cm}^2$  and a maximum transconductance of 130 mS/mm.

Morkoc and colleagues have undertaken comprehensive investigations of SiN as a gate dielectric for GaAs with Si interlayers [\[169](#page-36-0)]. Compared to  $SiO<sub>2</sub>$ ,  $Si<sub>3</sub>N<sub>4</sub>$  is expected to have a lower pinhole density. Besides, the  $Si<sub>3</sub>N<sub>4</sub>$  is a good barrier to prevent the out-diffusion of Ga and As atoms because of its lack of O and reaction with the GaAs surface. The downside is the bandgap of  $Si<sub>3</sub>N<sub>4</sub>$  which is relatively small ( $\sim$  5.0 eV). Due to the Fermi level pinning near the midgap of GaAs, caused by oxidation of the surface of GaAs, the MIS structure on GaAs normally has high interface density [[170\]](#page-36-0). A method to prevent the surface oxidation of GaAs is to deposit a few monolayers of Si. However, the atomically thin Si layer must be protected from oxidation as well which necessitates the employment of in situ depositions methods for GaAs, Si, and dielectric layers. Considering the lattice mismatch between Si and GaAs, the Si layer can be made only about 15–20 Å thick without introducing structural defects [\[171](#page-36-0)]. In addition, the remote RF plasma was deemed needed to clean and passivate the GaAs surface before the Si deposition [[172\]](#page-36-0).

Nominally, a 10 Å thick layer of Si is deposited by using an electron cyclotron resonance (ECR) source generated  $N_2$ –He plasma assisted nitridation of a Si layer deposited on a GaAs substrate [\[173](#page-36-0)], followed by the deposition of a 300–400 Å thick  $Si<sub>3</sub>N<sub>4</sub>$  layer using the same ECR source with  $N_2$  gas as the source of nitrogen. The layer is then patterned with variable size dots for either thermal Al or Au evaporation to form the top metal contact. The resultant  $Si<sub>3</sub>N<sub>4</sub>/Si/n-GaAs$  structures were shown to have a minimum interface density of  $4 \times 10^{11}$  eV<sup>-1</sup> cm<sup>-2</sup> with a hysteresis of \100 meV. Furthermore, by adding atomic hydrogen during the Si deposition on GaAs, the interface quality could be improved and made reproducible under the same conditions [[174\]](#page-36-0). Doing so resulted in a minimum interface state density of as low as  $3 \times 10^{10}$  eV<sup>-1</sup> cm<sup>-2</sup>. However, compared to the  $Si<sub>3</sub>N<sub>4</sub>$  deposited directly on Si/GaAs with the dielectric breakdown field more than 10 MV/cm, the breakdown field for the  $Si<sub>3</sub>N<sub>4</sub>/Si/n-GaAs$  structure is 7– 8 MV/cm. The current-voltage characteristics at high fields could be explained by Fowler Nordheim tunneling (FNT) conduction mechanism. It was found that the interface trap densities are related to the nitridation temperature during ECR growth [[175\]](#page-36-0). The interface trap densities with a minimum of  $3.0 \times 10^{11}$  eV<sup>-1</sup> cm<sup>-2</sup> can be achieved when nitrided at 150 °C. At 400 °C nitridation produced a relatively poor quality interface, which resulted either from the higher temperature or from nitridation of all of the Si, leaving  $Si<sub>3</sub>N<sub>4</sub>$  in direct contact with GaAs. As can be seen in Fig. 37, the interface density of  $3.0 \times 10^{11}$  eV<sup>-1</sup> cm<sup>2</sup> for the 150  $\degree$ C nitridation sample is mainly distributed around the center of the GaAs bandgap.

The thermal stability of the SiN/Si/GaAs stack has also been investigated in an effort to gauge the reliability of an MIS structure. Park et al.  $[176]$  $[176]$  found that a 10 Å Si interlayer cannot fully prevent Ga atom diffusion after a post-annealing at the temperature higher than  $750$  °C. The angle-resolved XPS core-level spectra, shown in Fig. [38,](#page-30-0) taken after a post-annealing at  $600 °C$  show no obvious change in the structure. However, after 800  $^{\circ}$ C annealing



Fig. 37 Interface state density distribution across the GaAs band gap for a sample nitrided at low temperature. The solid curve is a Gaussian function fitted to these points [[175](#page-36-0)]

<span id="page-30-0"></span>

Fig. 38 A multiplex spectra of Ga 2p and Si 2p peaks on Si3N4  $(20 \text{ Å})/\text{Si}(10 \text{ Å})/p$ -GaAs structure with (a) as-deposited, (b) RTA of 600 °C, and (c) RTA of 800 °C [[176](#page-36-0)]

Ga oxide and pure Ga spectra were identified in the spectra. It is likely that the Ga atoms diffuse out from the GaAs layer after annealing above  $750$  °C. It was found that the sample annealed at  $750 °C$  shows the obvious degradation and a distinct shift of the C–V curves of GaAs MIS diode from QS C–V and 100 kHz curves, as shown in Fig. 39. The increased capacitance of the MIS structure investigated indicates that the effective  $Si<sub>3</sub>N<sub>4</sub>$  layer becomes thinner after having been subjected to the degrading annealing conditions. For this sample, there is a hysteresis of about 50 mV under a field excursion of 1.5 MV/cm, with a fixed charge density of  $1.2 \times 10^{11}$  cm<sup>-2</sup> near the interface. By comparison, the hysteresis associated with the sample annealed at 800  $^{\circ}$ C increased to 350 mV.

Besides the Si interlayer, Si/Ge interlayers have also been applied on the SiN/GaAs MIS structure [[177\]](#page-36-0), and has been shown to improve the depletion mode performance of GaAs MISFETs. A GaAs MISFET with  $Si(<10 \AA)$ /  $Ge(20 \text{ A})$  interlayer showed a much smaller response time of minority carriers due to the smaller band gap and higher intrinsic carrier concentration of Ge. The SiN/Si/InGaAs



Fig. 39 The C–V characteristics of the  $Si<sub>3</sub>N<sub>4</sub>/Si/p-GaAs$  capacitors as a function of rapid thermal annealing (RTA) temperature. The features of high frequency (HF)/low frequency (LF) C–V profiles of the sample annealed at 700  $^{\circ}$ C and 750  $^{\circ}$ C are compared at 100 kHz and quasi-static, respectively [[176](#page-36-0)]

interlayer MIS structure was another attempt to improve the performance of GaAs MISFET. A 150 Å thick  $In<sub>0.05</sub>Ga<sub>0.95</sub>As interlayer between Si and GaAs was shown$ to increase the minority carrier recombination rate in the InGaAs channel 4–5 orders of magnitude higher than in the GaAs channel [\[178](#page-36-0)]. It has been argued that a quantum well is formed in the InGaAs layer due to the smaller band gap as compared that of GaAs.

Confinement of electrons in this quantum well together with a higher doping level in  $In<sub>0.05</sub>Ga<sub>0.95</sub>As$  makes the minority carrier recombination time shorter than that of the GaAs channel. With the incorporation of InGaAs channel into the conventional GaAs FET structure, MISFETs with gate length of 3.0 um operating in depletion mode with a transconductance of 170 mS/mm have been realized. The incorporation of InGaAs into the GaAs channel shows increasing of channel electron density and the drain current. The MIS structures with InGaAs channels represent a milestone for GaAs MOSFETs and pave the way for the applications of the high mobility GaAs MOSFETs.

In the ensuing years, GaAs MOSFETs and MISFETs with InGaAs channel have been comprehensively studied and their performance has been again verified to be much better than the conventional GaAs MOSFETs. Rajagopalan et al.  $[179]$  $[179]$  realized 1 µm gate-length enhancement mode InGaAs n-channel GaAs MOSFETs which show transconductances exceeding 250 ms/mm. By using an InGaAs channel and amorphous  $Ga_2O_3/(Gd_xGa_{1-x})_2O_3$  gate dielectric layer, the channel mobility was shown to reach to 5500  $\text{cm}^2$ /V s. Tsai et al. [\[180](#page-36-0)] demonstrated depletionmode GaAs-based MOSFETs with a  $Ga_2O_3(Gd_2O_3)$  gate

oxide stack and  $In<sub>0.15</sub>Ga<sub>0.85</sub>As channel. Comparing with$ the MOSFETs without InGaAs channels, the  $In<sub>0.15</sub>Ga<sub>0.85</sub>As$ channel 1.6 µm gate-length GaAs MOSFETs showed a larger current density of 510 mA/mm. Recently, Hill et al. [\[181](#page-36-0)] fabricated 180 nm gate InGaAs channel GaAs MOSFETs with transconductances of over 425 mS per mm of gate width which is much higher than the results reported before.

# 7 Outlook

As the microelectronics industry continues to scale down the dimensions of MOSFETs and the associated layer structures, new approaches must be developed to fulfill the need for increased chip speed and gate leakage current and reduced power dissipation. In order to decrease gate leakage current, which is exacerbated by decreasing gate stack thickness, high- $\kappa$  dielectric materials are being explored rather comprehensively to replace the venerable  $SiO<sub>2</sub>$  gate dielectric. To increase the chip speed, higher mobility channels, initially by applying strain to Si but ultimately other semiconductors must be explored. The strained Si channel has already been incorporated in commercial CMOS circuits. However, the next step might involve semiconductors such as Ge and GaAs owing to their high hole mobility and high electron mobility, respectively. However, there are many problems which must be successfully addressed before these materials, which would have only a few decades ago been considered radical approaches, to be used in commercial CMOS. Critical issues such as dislocations in the channel layer resulting from heteroepitaxy, process integration compatibility, and the choice of gate dielectric materials must be thoroughly investigated and gotten under control. If the past is a reflection on the future, innovations will continue to rule the landscape and new concepts will find their way into CMOS circuits.

# 8 Conclusions

We discussed the critical issues dealing with some aspects Si device scaling including high- $\kappa$  dielectric and potential channel materials along with the new requirements brought about by the new channel materials. As clearly delineated by the Si industry roadmap, scaling is imperative for improving the speed of Si-based integrated circuits. With channel length scaling and associated gate dielectric thickness reduction, the gate current leakage becomes increasingly intolerable which necessitates exploration of high- $\kappa$  dielectric materials having tolerably large physical thicknesses but with equivalent oxide thicknesses consistent with scaling. In order to prevent what would be the gate leakage current caused by defects in the high- $\kappa$ films, the high- $\kappa$  layer should be either perfect single crystal or amorphous and remain amorphous during subsequent processing. The structural mismatch between Si and high- $\kappa$  materials prevents one from obtaining nearly defect free single crystalline dielectric material. In contrast, amorphous high- $\kappa$  materials with good glass-like network can function as a barrier to prevent gate leakage current. Thus, nearly all of the high- $\kappa$  related investigations have focused on amorphous films. A variety of deposition methods has been used for the high- $\kappa$  deposition. It appears that the atomic layer deposition (ALD) method is the most widely used technique despite the fact that other methods also led to attractive results. However, the choice of a precursor for the ALD growth is one of the most crucial issue as impurities and defects are introduced by the precursors. The process integration is another important issue for the high- $\kappa$  materials. In order to improve the interface quality and reduce the defects density in high- $\kappa$  films, some other elements are introduced into the pure high- $\kappa$  layers. Among them are Al and Si that are added to the high- $\kappa$ layers have been shown capable causing the interface to be sharp and reduce scattering channel carriers by high- $\kappa$  gate layers. Moreover, adding N and F atoms to the high- $\kappa$ layers can effectively prevent the gate current leakage. Etching is another important process for the device fabrication. Comes with wet etching and dry etching are the advantages and disadvantages of various high- $\kappa$  dielectric layers and stacks. The challenges faced by the CMOS community in this respect have also been treated in this review. Also important regarding the high- $\kappa$  materials is the choice of the gate electrode as poly Si is most likely not the proper one. The poly-silicon gate electrode used exclusively in the conventional  $SiO<sub>2</sub>$  based CMOS cannot fulfill both  $n-$  and  $p$ -type MOSFETs' needs in conjunction with high- $\kappa$  gate dielectrics. If the different metal gate electrodes are to be chosen for the  $n-$  and  $p$ -type respectively, the process integration capability must be systematically investigated. Despite the challenges mentioned above and the dominance of  $SiO<sub>2</sub>$ , great strides have been made in Hf-based gate oxides and carried forward to production. For example, Hf-based high- $\kappa$  materials have already been implemented in commercial products such as the Intel 45 nm Penryn processor which utilizes Hf-based high- $\kappa$  /dual metal gate CMOS technology. Additionally, NEC is marketing a poly-Si/Hf-based high- $\kappa$  low-power technology. As always, other companies are following suite by announcing high- $\kappa$  products for the near future.

From the channel material perspective germane to scaling engineering is the channel mobility enhancement. The conventional Si channel can be viewed as having reached or about to reach its limit in terms or the mobility <span id="page-32-0"></span>of Si for the higher speed integration circuits. In response, the industry already incorporated strained Si channels while considering Ge, and (In,Ga)As channels for the longer term. Strained Si has higher carrier mobility due to the band structure modifications caused by strain. The critical issue faced is how to obtain high quality and reliable strained Si channels. By using the SiGe buffer layer growth, strain can be introduced, but the associated defect density is still too high for commercial CMOS. Instead process induced strain has been used to strain the Si channels. The other issue of importance is to attain as high a mobility enhancement as possible. As mentioned already, the choice of the gate electrode is also a problem for the strained Si. The conventional polysilicon gate subjects the channel carriers to additional scattering making the case for metal gate electrodes.

To improve the p-MOSFET mobility beyond that provided by strained Si, the Ge channel devices have been investigated reasonably comprehensively. The gate oxide integration with the Ge channel, mobility enhancement, and the leakage current reduction have also been discussed in detail. The GaAs based channel is a candidate for the  $n-$ MOSFET due to the much higher electron mobility of GaAs compared with Si. However, large lattice mismatch makes it difficult to integrate the GaAs with Si substrate unless small area selective epitaxy is used. Many investigations have been carried out on GaAs deposition on Si substrates. An associated problem is the gate oxide with GaAs channel. In order to improve the electron confinement and increase the channel mobility, the InGaAs channel in place of GaAs has been introduced. The oxide materials such as  $Si<sub>3</sub>N<sub>4</sub>$ , HfO<sub>2</sub>, ZrO<sub>2</sub>, and Gd<sub>2</sub>O<sub>3</sub> have been tried for GaAs channels.

Overall, the scaling engineering undertaken by the Si industry is a rather ambitious and in someway colossal step (consistent with the size of Si CMOS industry) for the future of the Si MOSFET based integrated circuits. There are many aspects that must be addressed and conquered simultaneously. In the upcoming years, a plethora of techniques will undoubtedly explored at the research level which will be following by insertion by the industry in the Si CMOS circuits making the devices smaller, faster and less expensive.

Acknowledgements The authors are funded by a grant from the Air Force Office of Scientific Research monitored by Drs. Kitt Reinhardt and Don Silversmith.

### References

1. G.E. Moore, Daedelus 125, 55 (1964); G.E. Moore, Cramming more components onto integrated circuits. Electronics 38, 114– 116 (1965)

- 2. P.M. Solomon, Device innovation and material challenges at the limits of CMOS technology. Annu. Rev. Mater. Sci. 30, 645– 680 (2000)
- 3. G.D. Wilk, R.M. Wallace, J.M. Anthony, J. Appl. Phys. 89, 5243 (2001). doi[:10.1063/1.1361065](http://dx.doi.org/10.1063/1.1361065)
- 4. R.M.C. de Almeida, I.J.R. Baumvol, Surf. Sci. Rep. 49, 1 (2003). doi[:10.1016/S0167-5729\(02\)00113-9](http://dx.doi.org/10.1016/S0167-5729(02)00113-9)
- 5. R.M. Wallace, G.D. Wilk, High- $\kappa$  dielectric materials for microelectronics. Crit. Rev. Solid State Mater. Sci. 28, 231 (2003). doi[:10.1080/714037708](http://dx.doi.org/10.1080/714037708)
- 6. M. Czernohorsky, E. Bugiel, H.J. Osten, A. Fissel, O. Kirfel, Appl. Phys. Lett. 88, 152905 (2006). doi:[10.1063/1.2194227](http://dx.doi.org/10.1063/1.2194227)
- 7. L. Yan, C.M. Lopez, R.O. Shrestha, E.A. Irene, A.A. Suvorova, M. Saunders, Appl. Phys. Lett. 88, 142901 (2006). doi[:10.1063/](http://dx.doi.org/10.1063/1.2191419) [1.2191419](http://dx.doi.org/10.1063/1.2191419)
- 8. S. Chen, Y. Zhu, R. Xu, Y.Q. Wu, X.J. Yang, Y.L. Fan, Z.M. Jiang, J. Zou, Appl. Phys. Lett. 88, 222902 (2006). doi[:10.1063/](http://dx.doi.org/10.1063/1.2208958) [1.2208958](http://dx.doi.org/10.1063/1.2208958)
- 9. A. Fissel, Z. Elassar, O. Kirfel, E. Bugiel, M. Czernohorsky, H.J. Osten, J. Appl. Phys. 99, 074105 (2006). doi[:10.1063/1.2188051](http://dx.doi.org/10.1063/1.2188051)
- 10. T. Busani, R.A.B. Devine, J. Appl. Phys. 98, 044102 (2005). doi:[10.1063/1.2012513](http://dx.doi.org/10.1063/1.2012513)
- 11. Y. Nishikava, T. Yamaguchi, M. Yoshiki, H. Satake, N. Fukushima, Appl. Phys. Lett. 81, 4386 (2002). doi:[10.1063/1.](http://dx.doi.org/10.1063/1.1526169) [1526169](http://dx.doi.org/10.1063/1.1526169)
- 12. J.S. Suehle, E.M. Vogel, M.D. Edelstein, C.A. Richter, N.V. Nguyen, I. Levin, D.L.. Kaiser, H. Wu, J.B. Bemstein, Challenges of high- $\kappa$  gate dielectrics for future MOS devices, in Sixth International Symposium on Plasma Process-Induced Damage, Monterey, CA, 13–15 May 2001, p. 90
- 13. S. Guha, E. Cartier, M.A. Gribelyuk, N.A. Bojarczuk, M.C. Copel, Appl. Phys. Lett. 77, 2710 (2000). doi:[10.1063/1.](http://dx.doi.org/10.1063/1.1320464) [1320464](http://dx.doi.org/10.1063/1.1320464)
- 14. Y.H. Wu, M.Y. Yang, C.M. Kwei, IEEE Electron Device Lett. 21, 341 (2000). doi[:10.1109/55.847374](http://dx.doi.org/10.1109/55.847374)
- 15. J. Kwo, M. Hong, A.R. Kortan, K.T. Queeney, Y.J. Chabal, J.P. Mannaerts, T. Boone, J.J. Krajewski, A.M. Sergent, J.M. Rosamilia, Appl. Phys. Lett. 77, 130 (2000). doi:[10.1063/1.126899](http://dx.doi.org/10.1063/1.126899)
- 16. J.L. Autran, R. Devine, C. Chaneliere, B. Ballard, IEEE Electron Device Lett. 18, 447 (1997). doi:[10.1109/55.622525](http://dx.doi.org/10.1109/55.622525)
- 17. D. Pach, Y.C. King, Q. Lu, T.J. King, C. Hu, A. Kalnitsky, S.P. Tay, C.C. Cheng, IEEE Electron Device Lett. 19, 441 (1998). doi:[10.1109/55.728906](http://dx.doi.org/10.1109/55.728906)
- 18. S.A. Campbell, D.C. Gilmer, X.C. Wang, M.T. Hsieh, H.S. Kim, W.L. Gladfelter, J. Yan, IEEE Trans. Electron Device Lett. 44, 104 (1997). doi:[10.1109/16.554800](http://dx.doi.org/10.1109/16.554800)
- 19. M. Copel, M. Giberyuk, E. Gusev, Appl. Phys. Lett. 76, 436 (2000). doi[:10.1063/1.125779](http://dx.doi.org/10.1063/1.125779)
- 20. W.J. Qi, R. Neih, E. Dharmarajan, B.H. Lee, Y. Jeon, L. Kang, K. Onishi, J.C. Lee, Appl. Phys. Lett. 77, 1704 (2000). doi: [10.1063/1.1308535](http://dx.doi.org/10.1063/1.1308535)
- 21. W.J. Zhu, T. Tamagawa, M. Gibson, T. Furukawa, T.P. Ma, IEEE Electron Device Lett. 23, 649 (2002). doi[:10.1109/](http://dx.doi.org/10.1109/LED.2002.805000) [LED.2002.805000](http://dx.doi.org/10.1109/LED.2002.805000)
- 22. B.H. Lee, L. Kang, R. Neeh, W.J. Qi, J.C. Lee, Appl. Phys. Lett. 76, 1926 (2000). doi[:10.1063/1.126214](http://dx.doi.org/10.1063/1.126214)
- 23. G.D. Wilk, R.M. Wallace, J.M. Anthony, J. Appl. Phys. 87, 484 (2000). doi[:10.1063/1.371888](http://dx.doi.org/10.1063/1.371888)
- 24. J. Robertson, B. Falabretti, Mater. Sci. Eng. B 135, 267 (2006). doi:[10.1016/j.mseb.2006.08.017](http://dx.doi.org/10.1016/j.mseb.2006.08.017)
- 25. V.V. Afanas'ev, A. Stesmans, Appl. Phys. Lett. 84, 2319 (2004). doi:[10.1063/1.1688453](http://dx.doi.org/10.1063/1.1688453)
- 26. A. Dimoulas, G. Mavrou, G. Vellianitis, E. Evangelou, N. Boukos, M. Houssa, M. Caymax, Appl. Phys. Lett. 86, 032908 (2005). doi[:10.1063/1.1854195](http://dx.doi.org/10.1063/1.1854195)
- <span id="page-33-0"></span>27. A. Deshpande, R. Inman, G. Jursich, C.G. Takoudis, J. Appl. Phys. 99, 094102 (2006). doi[:10.1063/1.2191434](http://dx.doi.org/10.1063/1.2191434)
- 28. H. Kim, C.O. Chui, K.C. Saraswat, P.C. McIntyre, Appl. Phys. Lett. 83, 2647 (2003). doi[:10.1063/1.1613031](http://dx.doi.org/10.1063/1.1613031)
- 29. E. Rauwel, C. Dubourdieu, B. Holländer, N. Rochat, F. Ducroquet, M.D. Rossell, G. Van Tendeloo, B. Pelissier, Appl. Phys. Lett. 89, 012902 (2006). doi:[10.1063/1.2216102](http://dx.doi.org/10.1063/1.2216102)
- 30. S. Chakraborty, M.K. Bera, C.K. Maiti, P.K. Bose, J. Appl. Phys. 100, 023706 (2006). doi[:10.1063/1.2218031](http://dx.doi.org/10.1063/1.2218031)
- 31. H. Hu, C. Zhu, Y.F. Lu, Y.H. Wu, T. Liew, M.F. Li, B.J. Cho, W.K. Choi, N. Yakovlev, J. Appl. Phys. 94, 551 (2003). doi: [10.1063/1.1579550](http://dx.doi.org/10.1063/1.1579550)
- 32. S. Ferrari, S. Spiga, C. Wiemer, M. Fanciulli, A. Dimoulas, Appl. Phys. Lett. 89, 122906 (2006). doi:[10.1063/1.2349320](http://dx.doi.org/10.1063/1.2349320)
- 33. Z.J. Yan, R. Xu, Y.Y. Wang, S. Chen, Y.L. Fan, Z.M. Jiang, Appl. Phys. Lett. 85, 85 (2005). doi:[10.1063/1.1767604](http://dx.doi.org/10.1063/1.1767604)
- 34. L. Niinistö, J. Päiväsaari, J. Niinistö, M. Putkonen, M. Nieminen, Phys. Stat. Sol. (A), 201, 1443 (2004)
- 35. T.S. Suntola, A.J. Pakkala, S.G. Lindfors, Method for performing growth of compound thin films. US Patent 4,413,022 (1983)
- 36. M. Ritala, M. Leskalä, Appl. Surf. Sci. 75, 333 (1994). doi: [10.1016/0169-4332\(94\)90180-5](http://dx.doi.org/10.1016/0169-4332(94)90180-5)
- 37. K. Kukli, K. Forsgren, J. Aarik, A. Aidla, T. Uutare, M. Ritala, A. Niskanan, M. Leskalä, A. Härsta, J. Cryst. Growth 231, 262 (2001). doi[:10.1016/S0022-0248\(01\)01449-X](http://dx.doi.org/10.1016/S0022-0248(01)01449-X)
- 38. J. Aarik, A. Aidla, A.-A. Kiisler, T. Uustare, V. Sammelselg, Thin Solid Films. 340, 110 (1999). doi:[10.1016/S0040-6090](http://dx.doi.org/10.1016/S0040-6090(98)01356-X) [\(98\)01356-X](http://dx.doi.org/10.1016/S0040-6090(98)01356-X)
- 39. M. Cho, J. Park, H.B. Park, C.S. Hwang, J. Jeong, K.S. Hyun, Appl. Phys. Lett. 81, 334 (2002). doi[:10.1063/1.1492320](http://dx.doi.org/10.1063/1.1492320)
- 40. K. Kukli, M. Ritala, M. Leskela, T. Sajavaara, J. Keinonen, A.C. Jones, J.L. Roberts, Atomic layer deposition of hafnium dioxide films from 1-methoxy-2-methyl-2-propanolate complex of hafnium. Chem. Mater. 15, 1722 (2003). doi[:10.1021/cm021328p](http://dx.doi.org/10.1021/cm021328p)
- 41. J.-H. Lee, J.P. Kim, J.-H. Lee, Y.-S. Kim, H.-S. Jung, N.-I. Lee, H.-K. Kang, K.-P. Suh, M.-M. Jeong, K.-T. Hyun, H.-S. Baik, Y.S. Chung, X. Liu, S. Ramanathan, T. Seidel, J. Winkler, A. Londergan, H.Y. Kim, J.M. Ha, N.K. Lee, Mass production worthy  $HfO_2$ -Al<sub>2</sub>O<sub>3</sub> laminate capacitor technology using Hf liquid precursor for sub-100 nm DRAMs, in IEDM Technical Digest, San Francisco, CA, 13–15 December 2004, pp. 221–224
- 42. K. Kukli, M. Ritala, T. Pilvi, T. Sajavaara, M. Leskela, A.C. Jones, H.C. Aspinall, D.C. Gilmer, P.J. Tobin, Chem. Mater. 16, 5162 (2004). doi:[10.1021/cm0401793](http://dx.doi.org/10.1021/cm0401793)
- 43. N. Wakiya, S.-Y. Chun, A. Saiki, O. Sakurai, K. Shinozaki, N. Mizutani, Thermochim. Acta 313, 55 (1998). doi:[10.1016/S0040-](http://dx.doi.org/10.1016/S0040-6031(98)00242-1) [6031\(98\)00242-1](http://dx.doi.org/10.1016/S0040-6031(98)00242-1)
- 44. R.D. Shannon, J. Appl. Phys. 73, 348 (1993). doi[:10.1063/](http://dx.doi.org/10.1063/1.353856) [1.353856](http://dx.doi.org/10.1063/1.353856)
- 45. T. Tsutsumi, Jpn. J. Appl. Phys. 9, 735 (1970). doi[:10.1143/](http://dx.doi.org/10.1143/JJAP.9.735) [JJAP.9.735](http://dx.doi.org/10.1143/JJAP.9.735)
- 46. R.K. Sharma, A. Kumar, J.M. Anthony, JOM 53, 53 (2001). doi: [10.1007/s11837-001-0105-9](http://dx.doi.org/10.1007/s11837-001-0105-9)
- 47. J. Päiväsaari, M. Putkonen, L. Niinistö, Thin Solid Films 472, 275 (2005). doi:[10.1016/j.tsf.2004.06.160](http://dx.doi.org/10.1016/j.tsf.2004.06.160)
- 48. M. Nieminen, S. Lehto, L. Niinistö, J. Mater. Chem. 11, 3148 (2001). doi[:10.1039/b105978p](http://dx.doi.org/10.1039/b105978p)
- 49. M. Ratzke, M. Kappa, D. Wolfframm, S. Kouteva-Arguirova, J. Reif, PLD of high- $\kappa$  dielectric films on silicon, in 5th International Symposium on Laser Precision Microfabrication, vol. 5662, Nara Japan, 11–14 May 2004, pp. 406–411
- 50. E. Desbiens, M.A. El Khakani, J. Appl. Phys. 94, 5969 (2003). doi:[10.1063/1.1616636](http://dx.doi.org/10.1063/1.1616636)
- 51. E. Desbiens, R. Dolbec, M.A. El Khakani, J. Vac. Sci. Technol. A 20, 1157 (2002). doi[:10.1116/1.1467357](http://dx.doi.org/10.1116/1.1467357)
- 52. J. Zhu, Z.G. Liu, M. Zhu, G.L. Yuan, J.M. Liu, Appl. Phys. A 80, 321 (2005). doi[:10.1007/s00339-003-2187-4](http://dx.doi.org/10.1007/s00339-003-2187-4)
- 53. S. Kitai, O. Maida, T. Kanashima, M. Okuyama, Jpn. J. Appl. Phys. 42, 247 (2003). doi:[10.1143/JJAP.42.247](http://dx.doi.org/10.1143/JJAP.42.247)
- 54. S. Van Elshocht, M. Baklanov, B. Brijs, R. Carter, M. Caymax, L. Carbonell, M. Claes, T. Conard, V. Cosnier, L. Date, S. De Gendt, J. Kluth, D. Pique, O. Richard, D. Vanhaeren, G. Vereecke, T. Witters, C. Zhao, M. Heynsa, J. Electrochem. Soc. 151, F228 (2004). doi:[10.1149/1.1784822](http://dx.doi.org/10.1149/1.1784822)
- 55. P.A. Marshall, R.J. Potter, A.C. Jones, P.R. Chalker, S. Taylor, G.W. Critchlow, S.A. Rushworth, Chem. Vap. Deposition 10, 275 (2004). doi:[10.1002/cvde.200306301](http://dx.doi.org/10.1002/cvde.200306301)
- 56. Y. Senzaki, A.K. Hochberg, J.T. Norman, Adv. Mater. Opt. Elec-tron. 10, 93 (2000). doi[:10.1002/1099-0712\(200005/10\)10:3/5](http://dx.doi.org/10.1002/1099-0712(200005/10)10:3/5<93::AID-AMO403>3.0.CO;2-Q)<93 [::AID-AMO403](http://dx.doi.org/10.1002/1099-0712(200005/10)10:3/5<93::AID-AMO403>3.0.CO;2-Q)>3.0.CO;2-Q
- 57. A. Bastianini, G.A. Battiston, R. Gerbasi, M. Porchia, S. Daolio, J. Phys. IV. C5, 525 (1995)
- 58. B.C. Hendrix, A.S. Borovik, C. Xu, J.F. Roeder, T.H. Baum, M.J. Bevan, M.R. Visokay, J.J. Chambers, A.L.P. Rotondaro, H. Bu, L. Colombo, Appl. Phys. Lett. 80, 2362 (2002). doi: [10.1063/1.1465532](http://dx.doi.org/10.1063/1.1465532)
- 59. S. Chakraborty, M.K. Bera, P.K. Bose, C.K. Maiti, Semicond. Sci. Technol. 21, 335 (2006)
- 60. Y.K. Lu, W. Zhu, Y. Zhang, H. Lu, R. Gopalkrishnan,  $HfO<sub>2</sub>$ Nano-thin Films Grown by Laser MBE for Gate Dielectric Application, in 2006 IEEE Conference on Emerging Technologies – Nanoelectronics, 10–13 January 2006, pp. 273–277
- 61. J.-H. Hong, T.-H. Moon, J.-M. Myoung, Microelect. Eng. 75, 263 (2004). doi:[10.1016/j.mee.2004.05.008](http://dx.doi.org/10.1016/j.mee.2004.05.008)
- 62. G. Vellianitis, G. Apostolopoulos, G. Mavrou, K. Argyropoulos, A. Dimoulas, J.C. Hooker, T. Conard, M. Butcher, Mater. Sci. Eng. B 109, 85 (2004). doi[:10.1016/j.mseb.2003.10.052](http://dx.doi.org/10.1016/j.mseb.2003.10.052)
- 63. J. Kwo, B.W. Busch, D.A. Muller, M. Hong, Y.J. Chabal, L. Manchanda, A.R. Kortan, J.P. Mannaerts, T. Boone, W.H. Schulte, E. Garfunkel, T. Gustafsson, Advances in high  $\kappa$  gate dielectrics for Si and III-V semiconductors, in 2002 IEEE International MBE Conference, 15–20 September 2002, pp. 47–48
- 64. J. Kwo, M. Hong, A.R. Kortan, K.L. Queeney, Y.J. Chabal, R.L. Opila Jr., D.A. Muller, S.N.G. Chu, B.J. Sapjeta, T.S. Lay, J.P. Mannaerts, T. Boone, H.W. Krautter, J.J. Krajewski, A.M. Sergnt, J.M. Rosamilia, J. Appl. Phys. 89, 3920 (2001). doi: [10.1063/1.1352688](http://dx.doi.org/10.1063/1.1352688)
- 65. G. Vellianitis, G. Apostolopoulos, G. Mavrou, K. Argyropoulos, A. Dimoulas, J.C. Hooker, T. Conard, M. Butcher, Mater. Sci. Eng. B. 109, 85 (2004). doi[:10.1016/j.mseb.2003.10.052](http://dx.doi.org/10.1016/j.mseb.2003.10.052)
- 66. C.H. Choi, S.J. Rhee, T.S. Jeon, N. Lu, J.H. Sim, R. Clark, M. Niwa, D.L. Kwong, Thermally stable CVD  $HfO_xN_v$  advanced gate dielectrics with poly-Si gate electrode, in IEDM Technical Digest, San Francisco, CA, 8–11 December 2002, pp. 857–860
- 67. J.-H. Kim, K.-J. Choi, S.-G. Yoon, Effects of nitrogen in HFO<sub>2</sub> gate dielectric on the electrical and reliability characteristics by N2 plasma, in Electrochemical Society Proceedings, vol. 4, Dielectrics for Nanosystems: Materials Science, Processing, Reliability, and Manufacturing – Proceedings of the First International Symposium, Honolulu, HI, Fall April 2004, pp. 464–469
- 68. K.J. Choi, J.H. Kim, S.G. Yoon, Electrochem. Solid-State Lett. 7, F59 (2004). doi[:10.1149/1.1795055](http://dx.doi.org/10.1149/1.1795055)
- 69. J.C. Wang, D.C. Shie, T.F. Lei, C.L. Lee, Electrochem. Solid-State Lett. 6, F34 (2003). doi[:10.1149/1.1605272](http://dx.doi.org/10.1149/1.1605272)
- 70. N. Umezawa, K. Shiraishi, T. Ohno, H. Watanabe, T. Chikyow, K. Torii, K. Yamabe, K. Yamada, H. Kitajima, T. Arikado, Appl. Phys. Lett. 86, 143507 (2005). doi:[10.1063/1.1899232](http://dx.doi.org/10.1063/1.1899232)
- 71. A.P. Huang, R.K.Y. Fu, P.K. Chua, L. Wang, W.Y. Cheung, J.B. Xu, S.P. Wong, J. Cryst. Growth 277, 422 (2005). doi: [10.1016/j.jcrysgro.2005.01.088](http://dx.doi.org/10.1016/j.jcrysgro.2005.01.088)
- <span id="page-34-0"></span>72. M. Inoue, S. Tsujikawa, M. Mizutani, K. Nomura, T. Hayashi, K. Shiga, J. Yugami, J. Tsuchimoto, Y. Ohno, M. Yoneda, Fluorine incorporation into HfSiON dielectric for V<sub>th</sub> control and its impact on reliability for poly-Si gate pFET, in IEDM Technical Digest, Washington, DC, 5–7 December 2005, pp. 413–416
- 73. K.I. Seo, R. Sreenivasan, P.C. McIntyre, K.C. Saraswat, Improvement in high- $\kappa$  (HfO<sub>2</sub>/SiO<sub>2</sub>) reliability by incorporation of fluorine, in IEDM Technical Digest, Washington, DC, 5–7 December 2005, pp. 417–420
- 74. H.H. Tseng, P.J. Tobin, E.A. Herbert, S. Kalpat, M.E. Ramon, L. Fonseca, Z.X. Jiang, J.K. Schaeffer, R.I. Hegde, D.H. Triyoso, D.C. Gilmer, W.J. Taylor, C.C. Capasso, O. Adetutu, D. Sing, J. Conner, E. Luckowski, B.W. Chan, A. Haggag, B.E. White, Microstructure modified HfO<sub>2</sub> using Zr addition with  $Ta_xC_y$  gate for improved device performance and reliability, in IEDM Technical Digest, Washington, DC, 5–7 December 2005, pp. 35–38
- 75. K. Tse, J. Robertson, Appl. Phys. Lett. 89, 142914 (2006). doi: [10.1063/1.2360190](http://dx.doi.org/10.1063/1.2360190)
- 76. W.J. Zhu, T. Tamagawa, M. Gibson, T. Furukawa, T.P. Ma, IEEE Electron Device Lett. 23, 649 (2003). doi[:10.1109/](http://dx.doi.org/10.1109/LED.2002.805000) [LED.2002.805000](http://dx.doi.org/10.1109/LED.2002.805000)
- 77. S.H. Bae, C.H. Lee, R. Clark, D.L. Kwong, IEEE Electron Device Lett. 24, 556 (2003). doi:[10.1109/LED.2003.816578](http://dx.doi.org/10.1109/LED.2003.816578)
- 78. A. Toriumi, K. Tomida, H. Shimizu, K. Kita, K. Kyuno, Farand mid-infrared absorption study of  $HfO<sub>2</sub>/SiO<sub>2</sub>/Si$  system, in Silicon Nitride and Silicon Dioxide Thin Insulating Films and Other Emerging Dielectrics VIII (Electrochemical Society, Piscataway, 2005), p. 471
- 79. Y.-H. Lin, C.-H. Chien, C.-T. Lin, C.-W. Chen, C.-Y. Chang, T.-F. Lei, High performance multi-bit nonvolatile  $HfO<sub>2</sub>$  nanocrystal memory using spinodal phase separation of hafnium silicate, in IEDM Technical Digest, San Francisco, CA, 13–15 December 2004, pp. 1080–1082
- 80. E.P. Gusev, E. Cartier, D.A. Buchanan, M. Gribelyuk, M. Copel, H. Okorn-Schmidt, C. D'Emic, Microelect. Eng. 59, 341 (2001). doi:[10.1016/S0167-9317\(01\)00667-0](http://dx.doi.org/10.1016/S0167-9317(01)00667-0)
- 81. A. Toriumi, K. Kita, Material engineering of high- $\kappa$  gate dielectrics, in Dielectric Films for Advanced Microelectronics, ed. by M. Baklanov, K. Maex, M. Green (Wiley, Chichester, UK, 2007), p. 325
- 82. J.J. Chambers, A.L.P. Rotondaro, M.J. Bevan, M.R. Visokay, L. Colombo, Effect of composition and post-deposition annealing on the etch rate of hafnium and zirconium silicates in dilute HF, in Proceedings of the Seventh International Symposium on Cleaning Technology in Semiconductor Device Manufacturing (The Electrochemical Society Proceedings, 2001), p. 359
- 83. P.S. Lysaght, P.J. Cben, R. Bergmann, T. Messina, R.W. Murto, H.R. Huff, J. Non-Cryst. Solids. 303, 54 (2002). doi[:10.1016/](http://dx.doi.org/10.1016/S0022-3093(02)00964-X) [S0022-3093\(02\)00964-X](http://dx.doi.org/10.1016/S0022-3093(02)00964-X)
- 84. K.L. Saenger, H.F. Okorn-Schmidt, C.P. D'Emic, Mater. Res. Soc. Symp. Proc. 745, 79 (2002)
- 85. S.K. Han, I. Kim, G.P. Heuss, H. Zhong, V. Misra, C.M. Osburn, Etching of high- $\kappa$  gate dielectric and gate metal electrode candidates. <https://www.electrochem.org/dl/ma/201/pdfs/0420.pdf>
- 86. L. Sha, R. Puthenkovilakam, Y.-S. Lin, J.P. Chang, J. Vac. Sci. Technol. B 21, 2420 (2003). doi:[10.1116/1.1627333](http://dx.doi.org/10.1116/1.1627333)
- 87. K. Nakamura, T. Kitagawa, K. Osari, K. Takahashi, K. Ono, Vacuum 80, 761 (2006). doi:[10.1016/j.vacuum.2005.11.017](http://dx.doi.org/10.1016/j.vacuum.2005.11.017)
- 88. J. Chen, W.J. Yoo, Z.Y.L. Tan, Y. Wang, D.S.H. Chan, J. Vac. Sci. Technol. A 22, 1552 (2004). doi:[10.1116/1.1705590](http://dx.doi.org/10.1116/1.1705590)
- 89. S. Norasetthekul, P.Y. Park, K.H. Baik, K.P. Lee, J.H. Shin, B.S. Jeong, V. Shishodia, D.P. Norton, S.J. Pearton, Appl. Surf. Sci. 187, 75 (2002). doi[:10.1016/S0169-4332\(01\)00792-9](http://dx.doi.org/10.1016/S0169-4332(01)00792-9)
- 90. K. Pelhos, V.M. Donnelly, A. Kornblit, M.L. Green, R.B. Van Dover, L. Manchanda, Y. Hu, M. Morris, E. Bower, J. Vac. Sci. Technol. A 19, 1361 (2001). doi[:10.1116/1.1349721](http://dx.doi.org/10.1116/1.1349721)
- 91. D.A. Neumayer, E. Cartier, J. Appl. Phys. 90, 1801 (2001). doi: [10.1063/1.1382851](http://dx.doi.org/10.1063/1.1382851)
- 92. S. Guha, E.P. Gusev, M. Copel, L.-Å. Ragnarsson, D.A. Buchanan, Mater. Res. Soc. Bull. 27, 226 (2002)
- 93. W.J. Zhu, T. Tamagawa, M. Gibson, T. Furukawa, T.P. Ma, IEEE Electron Device Lett. 23, 649 (2002). doi:[10.1109/LED.](http://dx.doi.org/10.1109/LED.2002.805000) [2002.805000](http://dx.doi.org/10.1109/LED.2002.805000)
- 94. N.V. Nguyen, M.M. Frank, A.V. Davydov, D. Chandler-Horowitz, Appl. Phys. Lett. 87, 192903 (2005). doi:[10.1063/1.](http://dx.doi.org/10.1063/1.2126136) [2126136](http://dx.doi.org/10.1063/1.2126136)
- 95. M.V. Fischetti, D.A. Neumayer, E.A. Cartier, J. Appl. Phys. 90, 4587 (2001). doi[:10.1063/1.1405826](http://dx.doi.org/10.1063/1.1405826)
- 96. L. Yang, J.R. Watling, J.R. Barker, A. Asenov, in Physics of Semiconductors, vol. 27, ed. by J. Menedez, C.G. Van de Walle (AIP Press, 2005), p. 1497
- 97. Z. Ren, M. Fischetti, E.P. Gusev, E. Cartier, M. Chudzik, Inversion channel mobility in high- $\kappa$  high performance MOS-FETs, in IEDM Technical Digest (2003), pp. 793–796
- 98. E.P. Gusev, D.A. Buchanan, P. Jamison, T.H. Zabel, M. Copel, Microelectron. Eng. 48, 67 (1999). doi[:10.1016/S0167-9317\(](http://dx.doi.org/10.1016/S0167-9317(99)00340-8) [99\)00340-8](http://dx.doi.org/10.1016/S0167-9317(99)00340-8)
- 99. C.C. Hobbs, L.R. C. Fonseca, A. Knizhnik, V. Dhandapani, S.B. Samavedam, W.J. Taylor, J.M. Grant, L.G. Dip, D.H. Triyoso, R.I. Hegde, D.C. Gilmer, R. Garcia, D. Roan, M.L. Lovejoy, R.S. Rai, E.A. Hebert, H.H. Tseng, S.G.H. Anderson, B.E. White, P.J. Tobin, IEEE Trans. Electron Device 51, 971 (2004). doi:[10.1109/TED.2004.829513](http://dx.doi.org/10.1109/TED.2004.829513)
- 100. C.C. Hobbs, L.R.C. Fonseca, A. Knizhnik, V. Dhandapani, S.B. Samavedam, W.J. Taylor, J.M. Grant, L.G. Dip, D.H. Triyoso, R.I. Hegde, D.C. Gilmer, R. Garcia, D. Roan, M.L. Lovejoy, R.S. Rai, E.A. Hebert, H.H. Tseng, S.G.H. Anderson, B.E. White, P.J. Tobin, IEEE Trans. Electron Device 51, 978 (2004). doi:[10.1109/TED.2004.829510](http://dx.doi.org/10.1109/TED.2004.829510)
- 101. W.S. Kim, S. Kamiyama, T. Aoyama, H. Itoh, T. Maeda, T. Kawahara, K. Torii, H. Kitajima, T. Arikado, Depletion-free poly-Si gate high- $\kappa$  CMOSFETs, in IEDM Technical Digest, San Francisco, CA, 13–15 December 2004, pp. 833–836
- 102. M.M. Frank, V.K. Paruchuri, V. Narayanan, N. Bojarczuk, B. Linder, S. Zafar, E.A. Cartier, E.P. Gusev, P.C. Jamison, K.-L. Lee, M.L. Steen, M. Copel, S.A. Cohen, K. Maitra, X. Wang, P.M. Kozlowski, J.S. Newbury, D.R. Medeiros, P. Oldiges, S. Guha, R. Jammy, M. Ieong, G. Shahidi, Poly-Si/high- $\kappa$  gate stacks with near-ideal threshold voltage and mobility, in IEEE VLSI–TSA–Tech, International Symposium on VLSI Technology, San Francisco, CA, 13–15 December 2004, pp. 97–98
- 103. A. Chatterjee, R.A. Chapman, K. Joyner, M. Otobe, S. Hattangady, M. Bevan, G.A. Brown, H. Yang, Q. He, D. Rogers, D. Fang, S.J. Kraft, R. Rotondaro, A.L.P. Terry, M. Brennan, K. Aur, S.-W. Hu, J.C. Tsai, H.-L. Jones, P. Wilk, G. Aoki, M. Rodder, M. Chen, I.-C., CMOS metal replacement gate transistors using tantalum pentoxide gate insulator, in IEDM Technical Digest, San Francisco, CA, 13–15 December 2004, p. 777
- 104. A. Callegari, P. Jamison, E. Carrier, S. Zafar, E. Gusev, V. Narayanan, C. D'Emic, D. Lacey, F.R. McFeely, R. Jammy, M. Gribelyuk, J. Shepard, W. Andreoni, A. Curioni, C. Pignedoli, Interface engineering for enhanced electron mobilities in W/ HfO2 gate stacks, in IEDM Technical Digest, San Francisco, CA, 13–15 December 2004, p. 825
- 105. D.J. Paul, Semicond. Sci. Technol. 19, R75–R108 (2004). doi: [10.1088/0268-1242/19/10/R02](http://dx.doi.org/10.1088/0268-1242/19/10/R02)
- 106. B.H. Lee, A. Mocuta, S. Bedell, H. Chen, D. Sadana, K. Rim, P. O'Neil, R. Mo, K. Chan, C. Cabral, C. Lavoie, D. Mocuta, A. Chakravarti, R.M. Mitchell, J. Mezzapelle, F. Jamin, M. Sendelbach, H. Kermel, M. Gribelyuk, A. Domenicucci, K.A. Jenkins, S. Narasimha, S.H. Ku, M. Ieong, I.Y. Yang, E. Leobandung, P. Agnello, W. Haensch, J. Welser, Performance

<span id="page-35-0"></span>enhancement on sub-70 nm strained silicon SOI MOSFETs on ultra-thin thermally mixed strained silicon/SiGe on insulator (TM-SGOI) substrate with raised S/D, in IEDM Technical Digest, San Francisco, CA, 8–11 December 2002, pp. 946–948

- 107. K. Rim, K. Chan, L. Shi, L. Boyd, D. Ott, J. Klymko, N. Cardone, F. Tai, L. Koester, S. Cobb, M. Canaperi, D. To, B. Duch, E. Babich, I. Carruthers, R. Saunders, P. Walker, G. Zhang, Y. Steen, M. Ieong, Fabrication and mobility characteristics of ultra-thin strained Si directly on insulator (SSDOI) MOSFETs, in IEDM Technical Digest, Washington, DC, 8–10 December 2003, pp. 49–52
- 108. S. Ito, H. Namba, K. Yamaguchi, T. Hirata, K. Ando, S. Koyama, S. Kuroki, N. Ikezawa, T. Suzuki, T. Saitoh, T.Horiuchi, Mechanical stress effect of etch-stop nitride and its impact on deep submicron transistor design, in IEDM Technical Digest, San Francisco, CA, 10–13 December 2000, pp. 247–250
- 109. K. Ota, K. Sugihara, H. Sayama, T. Uchida, H. Oda, T. Eimori, H. Morimoto, Y. Inoue, Novel locally strained channel technique for high performance 55 nm CMOS, in IEDM Technical Digest, San Francisco, CA, 8–11 December 2002, pp. 27–30
- 110. V. Chan, K. Rim, M. Ieong, S. Yang, R. Malik, Y. W. Teh, M. Yang, Q. (Christine) Ouyang, in IEEE 2005 Custom Integrated Circuits Conference, 18–21 September 2005, pp. 667–674
- 111. P. Bai, C. Auth, S. Balakrishnan, M. Bost, R. Brain, V. Chikarmane, R. Heussner, M. Hussein, J. Hwang, D. Ingerly, R. James, I. Jeong, C. Kenyan, E. Lee, S.-H. Lee, N. Lindert, M. Liu, Z. Ma, T. Marieb, A. Murthy, R. Nagisetty, S. Natarajan, J. Neirynck, A. Ott, C. Parker, J. Sebastian, R. Shaheed, S. Sivakumar, J. Steigenvald, S. Tyagi, C. Weber, B. Woolel, A. Yeoh, K. Zhang, M. Bohr, A 65 nm logic technology featuring 35 nm gate lengths, enhanced channel strain, 8 Cu interconnect layers, low- $\kappa$  ILD and 0.57  $\mu$ m<sup>2</sup> SRAM cell, in *IEDM Technical* Digest, San Francisco, CA, 13–15 December 2004, pp. 657–660
- 112. M.L. Lee, E.A. Fitzgerald, M.T. Bulsara, M.T. Currie, A. Lochtefeld, J. Appl. Phys. 97, 011101 (2005). doi:[10.1063/1.](http://dx.doi.org/10.1063/1.1819976) [1819976](http://dx.doi.org/10.1063/1.1819976)
- 113. K. Rim, J.L. Hoyt, J.F. Gibbons, IEEE Trans. Electron Device 47, 1406 (2000). doi[:10.1109/16.848284](http://dx.doi.org/10.1109/16.848284)
- 114. K. Rim, S. Narasimha, M. Longstreet, A. Mocuta, J. Cai, Low field mobility characteristics of sub-100 nm unstrained and strained Si MOSFETs, in IEDM Technical Digest, San Francisco, CA, 8–11 December 2002, pp. 43–46
- 115. H.M. Nayfeh, C.W. Leitz, A.J. Pitera, E.A. Fitzgerald, J.L. Hoyt, D.A. Antoniadis, IEEE Electron Device Lett. 24, 248 (2003). doi[:10.1109/LED.2003.810885](http://dx.doi.org/10.1109/LED.2003.810885)
- 116. Q. Xiang, J.-S. Goo, J. Pan, B. Yu, S. Ahmed, J. Zhang, M.R. Lin, Strained silicon NMOS with nickel-silicide metal gate, in Symposium on VLSI Technology Digest of Technical Papers, Kyoto, Japan, 9–12 June 2003, pp. 101–102
- 117. H.C.-H. Wang et al., Substrate-strained silicon technology: process integration, in IEDM Technical Digest, Washington, DC, 8–10 December 2003, pp. 61–64
- 118. K. Rim, J.L. Hoyt, J.F. Gibbons, Transconductance enhancement in deep submicron strained Si n-MOSFETs, in IEDM Technical Digest, San Francisco, CA, 6–9 December 1998, pp. 707–710
- 119. D.K. Nayak, K. Goto, A. Yutani, J. Murota, Y. Shiraki, IEEE Trans. Electron Device 43, 1709 (1996). doi[:10.1109/16.536817](http://dx.doi.org/10.1109/16.536817)
- 120. D.K. Sadana, IBM, III-V Substrate Engineering, 4 December 2005
- 121. D. Bodlaki, H. Yamamoto, D.H. Waldeck, E. Borguet, Surf. Sci. 543, 63 (2003). doi[:10.1016/S0039-6028\(03\)00958-0](http://dx.doi.org/10.1016/S0039-6028(03)00958-0)
- 122. X.-J. Zhang, G. Xue, A. Agarwal, R. Tsu, M.-A. Hasan, J.E. Greene, A. Rockett, J. Vac. Sci. Technol. A. 11, 2553 (1993). doi:[10.1116/1.578606](http://dx.doi.org/10.1116/1.578606)
- 123. J.J.-H. Chen, N. Bojarczuk, H. Shang, M. Copel, J. Hannon, J. Karasinski, E. Preisler, S.K. Banerjee, S. Guha, IEEE Trans. Electron Device 51, 1441 (2004). doi:[10.1109/TED.](http://dx.doi.org/10.1109/TED.2004.833593) [2004.833593](http://dx.doi.org/10.1109/TED.2004.833593)
- 124. E.P. Gusev, H. Shang, M. Copel, M. Gribelyuk, C. D'Emic, P. Kozlowski, T. Zabel, Appl. Phys. Lett. 85, 2334 (2004). doi: [10.1063/1.1794849](http://dx.doi.org/10.1063/1.1794849)
- 125. T. Conard, H. Bender, W. Vandervorst, Physical characterisation of ultra-thin high- $\kappa$  dielectric, in Dielectric Films for Advanced Microelectronics, ed. by M. Baklanov, K. Maex, M. Green (Wiley, Chichester, UK, 2007), p. 342
- 126. N. Wu, Q. Zhang, C. Zhu, C. Yeo, S.J. Whang, D.S.H. Chan, M.F. Li, A. Chin, D.L. Kwong, A.Y. Du, C.H. Tung, N. Balasubramanian, Appl. Phys. Lett. 85, 4127 (2004). doi:[10.1063/1.](http://dx.doi.org/10.1063/1.1812835) [1812835](http://dx.doi.org/10.1063/1.1812835)
- 127. D.J. Hymes, J.J. Rosenberg, J. Electrochem. Soc. 135, 961 (1988). doi[:10.1149/1.2095851](http://dx.doi.org/10.1149/1.2095851)
- 128. C.O. Chui, F. Ito, K.C. Saraswat, IEEE Electron Device Lett. 25, 613 (2004). doi:[10.1109/LED.2004.833830](http://dx.doi.org/10.1109/LED.2004.833830)
- 129. H. Shang, M.M. Frank, E.P. Gusev, J.O. Chu, S.W. Bedell, K.W. Guarini, M. Ieong, IBM J. Res. Dev. 50(4/5), 377–386 (2006)
- 130. H. Shang, H. Okorn-Schmidt, K.K. Chan, M. Copel, J.A. Ott, P.M. Kozlowski, S.E. Steen, S.A. Cordes, H.-S.P. Wong, E.C. Jones, W.E. Haensch, IEEE Electron Device Lett. 24, 242–244 (2003). doi[:10.1109/LED.2003.810879](http://dx.doi.org/10.1109/LED.2003.810879)
- 131. X. Chen, S. Joshi, J. Chen, T. Ngai, S. Banerjee, IEEE Trans. Electron Device 51, 1532 (2004). doi:[10.1109/TED.2004.](http://dx.doi.org/10.1109/TED.2004.833957) [833957](http://dx.doi.org/10.1109/TED.2004.833957)
- 132. N. Wu, Q. Zhang, C. Zhu, D.S. H. Han, A. Du, N. Balasubramanian, M.F. Li, A. Chin, J.K. O. Sin, D.-L. Kwong, IEEE Electron Device Lett. 25, 631 (2004). doi:[10.1109/LED.2004.](http://dx.doi.org/10.1109/LED.2004.833842) [833842](http://dx.doi.org/10.1109/LED.2004.833842)
- 133. C.O. Chui, H. Kim, D. Chi, B.B. Triplett, P.C. McIntyre, K.C. Saraswat, A sub-400°C germanium MOSFET technology with high- $\kappa$  dielectric and metal gate, in IEDM Technical Digest, San Francisco, CA, 8–11 December 2002, p. 437
- 134. H. Shang, E. Gousev, M. Gribelyuk, J.O. Chu, P.M. Mooney, X. Wang, K.W. Guarini, M. Ieong, Fabrication, device design and mobility enhancement of germanium channel MOSFETs, in Proceedings of the International Conference on Solid State and Integrated Circuits Technology (ICSICT), Beijing, China, 18–21 October 2004, pp. 306–309
- 135. W.P. Bai, N. Lu, J. Liu, A. Ramirez, D.L. Kwong, D. Wristers, A. Ritenour, L. Lee, D. Antoniadis, Ge MOS characteristics with CVD  $HfO<sub>2</sub>$  gate dielectrics and TaN gate electrode, in Symposium on VLSI Technology, 10–12 June 2003, pp. 121–122
- 136. C.H. Huang, D.S. Yu, A. Chin, C.H. Wu, W.J. Chen, C. Zhu, M.F. Li, B.J. Cho, D.-L. Kwong, Fully silicided NiSi and germanided NiGe dual gates on  $SiO<sub>2</sub>/Si$  and  $Al<sub>2</sub>O<sub>3</sub>/Ge$ -oninsulator MOSFETs, in IEDM Technical Digest, Washington, DC, 8–10 December 2003, pp. 319–322
- 137. T. Krishnamohan, Z. Krivokapic, K. Uchida, Y. Nishi, K.C. Saraswat, IEEE Trans. Electron Device 53, 990 (2006). doi: [10.1109/TED.2006.872362](http://dx.doi.org/10.1109/TED.2006.872362)
- 138. M.L. Lee, E.A. Fitzgerald, in IEDM Technical Digest, Washington, DC, 8–10 December 2003, pp. 429–432
- 139. C.W. Leitz, M.T. Currie, M.L. Lee, Z.-Y. Cheng, D.A. Antoniadis, E.A. Fitzgerald, Appl. Phys. Lett. 79, 4246 (2001). doi: [10.1063/1.1423774](http://dx.doi.org/10.1063/1.1423774)
- 140. R.J.P. Lander, Y.V. Ponomarev, J.G.M. van Berkum, W.B. de Boer, IEEE Trans. Electron Device 48, 1826 (2001). doi: [10.1109/16.936714](http://dx.doi.org/10.1109/16.936714)
- 141. M.L. Lee, E.A. Fitzgerald, M.T. Bulsara, M.T. Currie, A. Lochtefeld, J. Appl. Phys. 97, 011101 (2005). doi:[10.1063/1.](http://dx.doi.org/10.1063/1.1819976) [1819976](http://dx.doi.org/10.1063/1.1819976)
- <span id="page-36-0"></span>142. O. Weber, Y. Bogumilowica, T. Ernst, J.-M. Hartmann, F. Ducroquet, F. Andrieu, C. Dupre, L. Clavelier, C. Le Royer, N. Cherkashin, M. Hytch, D. Rouchon, H. Dansas, A.-M. Papon, V. Carron, C. Tabone, S. Deleonibus, Strained Si and Ge MOS-FETs with high- $\kappa$ /metal gate stack for high mobility dual channel CMOS, in IEDM Technical Digest, Washington, DC, 5– 7 December 2005, pp. 137–140
- 143. S.J. Koester, R. Hammond, J.O. Chu, P.M. Mooney, J.A. Ott, L. Perraud, K.A. Jenkins, C.S. Webster, I. Lagnado, P.R. de la Houssaye, IEEE Electron Device Lett. 22, 92 (2001). doi: [10.1109/55.902842](http://dx.doi.org/10.1109/55.902842)
- 144. M. Arafa, K. Ismail, J.O. Chu, B.S. Meyerson, I. Adesida, IEEE Electron Device Lett. 17, 586 (1996). doi[:10.1109/55.545779](http://dx.doi.org/10.1109/55.545779)
- 145. S.J. Koester, R. Hammond, J.O. Chu, P.M. Mooney, J.A. Ott, L. Perraud, K.A. Jenkins, C.S. Webster, I. Lagnado, P.R. de la Houssaye, IEEE Electron Device Lett. 22, 92 (2001). doi: [10.1109/55.902842](http://dx.doi.org/10.1109/55.902842)
- 146. S.J. Koester, R. Hammond, J.O. Chu, IEEE Electron Device Lett. 21, 110 (2000). doi:[10.1109/55.823572](http://dx.doi.org/10.1109/55.823572)
- 147. S. Fang, K. Adomi, S. Iyer, H. Morkoç, H. Zabel, C. Choi, N. Otsuka, J. Appl. Phys. Rev. 68, R31 (1990). doi:[10.1063/1.](http://dx.doi.org/10.1063/1.346284) [346284](http://dx.doi.org/10.1063/1.346284)
- 148. R. Houdre, H. Morkoc¸, Solid-State Mater. Sci. 16, 91 (1990)
- 149. R. Fisher, H. Morkoc¸, D.A. Neumann, H. Zabel, C. Choi, N. Otsuka, M. Longerbone, L.P. Erickson, J. Appl. Phys. 60, 1640 (1986). doi[:10.1063/1.337253](http://dx.doi.org/10.1063/1.337253)
- 150. R. Fisher, D. Neumann, H. Zabel, H. Morkoç, C. Choi, N. Otsuka, Appl. Phys. Lett. 48, 1223 (1986). doi:[10.1063/1.96988](http://dx.doi.org/10.1063/1.96988)
- 151. N.A. El-Masry, J.C.L. Tarn, N.H. Karam, J. Appl. Phys. 64, 3672 (1988). doi:[10.1063/1.341409](http://dx.doi.org/10.1063/1.341409)
- 152. T. Soga, S. Sakai, M. Umeno, S. Hattori, Jpn. J. Appl. Phys. 26, 252 (1987). doi:[10.1143/JJAP.26.252](http://dx.doi.org/10.1143/JJAP.26.252)
- 153. M. Yamaguchi, M. Tachikawa, Y. Itoh, M. Sugo, S. Kondo, J. Appl. Phys. 68, 4518 (1990). doi:[10.1063/1.346156](http://dx.doi.org/10.1063/1.346156)
- 154. M. Yamaguchi, A. Yamamoto, M. Tachikawa, Y. Itoh, M. Sugo, Appl. Phys. Lett. 53, 2293 (1988). doi[:10.1063/1.100257](http://dx.doi.org/10.1063/1.100257)
- 155. J.W. Lee, H. Shichijo, H.L. Tsai, R.J. Matyi, Appl. Phys. Lett. 50, 31 (1987). doi:[10.1063/1.98117](http://dx.doi.org/10.1063/1.98117)
- 156. T. Soga, J. Arokiaraj, H. Taguchi, T. Jimbo, M. Umeno, J. Cryst. Growth 221, 220 (2000). doi[:10.1016/S0022-0248\(00\)00689-8](http://dx.doi.org/10.1016/S0022-0248(00)00689-8)
- 157. Y. Takano, M. Hisaka, N. Fujii, K. Suzuki, K. Kuwahara, S. Fuke, Appl. Phys. Lett. 73, 2917 (1998). doi[:10.1063/1.122629](http://dx.doi.org/10.1063/1.122629)
- 158. R.D. Bringans, D.K. Biegelsen, L.-E. Swartz, F.A. Ponce, Appl. Phys. Lett. 61, 2 (1992). doi:[10.1063/1.108216](http://dx.doi.org/10.1063/1.108216)
- 159. W.-Y. Uen, Z.-Y. Li, S.-M. Lan, T.-N. Yang, H.-Y. Shin, Semicond. Sci. Technol. 21, 852 (2006). doi[:10.1088/0268-](http://dx.doi.org/10.1088/0268-1242/21/7/004) [1242/21/7/004](http://dx.doi.org/10.1088/0268-1242/21/7/004)
- 160. K. Eisenbeiser, R. Emrick, R. Droopad, Z. Yu, J. Finder, S. Rockwell, J. Holmes, C. Overgaard, W. Ooms, IEEE Electron Device Lett. 23, 300 (2002). doi:[10.1109/LED.2002.1004215](http://dx.doi.org/10.1109/LED.2002.1004215)
- 161. M. Passlack, M. Hong, J.P. Mannaerts, R.L. Opila, S.N.G. Chu, N. Moriya, F. Ren, J.R. Kwo, IEEE Trans. Electron Device 44, 214 (1997). doi:[10.1109/16.557709](http://dx.doi.org/10.1109/16.557709)
- 162. M. Passlack, M. Hong, J.P. Mannaerts, Appl. Phys. Lett. 68, 1099 (1996). doi:[10.1063/1.115725](http://dx.doi.org/10.1063/1.115725)
- 163. M. Hong, J. Kwo, C.T. Liu, M.A. Marcus, T.S. Lay, F. Ren, J.P. Mannaerts, K.K. Ng, Y.K. Chen, L.J. Chou, K.C. Hsieh, K.Y. Cheng, in Light emitting devices for optoelectronic applications

and the twenty-eighth state of-the-art program on compound semiconductors, ed. by H.Q. Hou, R.E. Sah, S.J. Pearton, F. Ren, K. Wada, The electrochemical society proceedings series (Pennington, NJ, 1998)

- 164. Y. Tong, G.K. Dalapati, H.J. Oh, B.J. Cho, The effect of interfacial layer of high- $\kappa$  dielectrics on GaAs substrate, in 211th Electrochemical Society Meeting, Symposium E1 – Advanced Gate Stack, Source/Drain and Channel Engineering for Si-Based CMOS, Chicago, May 2007, p. 584
- 165. S.-J. Kim, J.-W.Park, M. Hong, J.P.Mannaerts, GaAs MOSFET using MBE-grown  $Ga_2O_3$  ( $Gd_2O_3$ ) as gate oxide. IEE Proc. Circuits Device Syst. 145(3), 162–164 (1998)
- 166. Y.C. Wang, M. Hong, J.M. Kuo, J.P. Mannaerts, J. Kwo, H.S. Tsai, J.J. Krajewski, Y.K. Chen, A.Y. Cho, IEEE Electron Device Lett. 20, 457 (1999). doi:[10.1109/55.784451](http://dx.doi.org/10.1109/55.784451)
- 167. J.-Y. Wu, H.-H. Wang, Y.-H. Wang, M.-P. Houng, IEEE Trans. Electron Device 48, 634 (2001). doi:[10.1109/16.915668](http://dx.doi.org/10.1109/16.915668)
- 168. P.D. Ye, G.D. Wilk, J. Kwo, B. Yang, H.-J.L. Gossmann, M. Frei, S.N.G. Chu, J.P. Mannaerts, M. Sergent, M. Hong, K.K. Ng, J. Bude, IEEE Electron Device Lett. 24, 209 (2003). doi: [10.1109/LED.2003.812144](http://dx.doi.org/10.1109/LED.2003.812144)
- 169. D.-G. Park, Z. Chen, A.E. Botchkarev, S. Noor Mohammad, H. Morkoc¸, Philos. Mag. B 74(3), 219–234 (1996). doi[:10.1080/](http://dx.doi.org/10.1080/01418639608243519) [01418639608243519](http://dx.doi.org/10.1080/01418639608243519)
- 170. G G. Fountain, R.A. Rudder, S.V. Hattangady, R.J. Markunas, J.A. Hutchby, Demonstration of an n-channel inversion mode GaAs MISFET, in IEDM Technical Digest, Washington, DC, 3– 6 December 1989, p. 887
- 171. D.S.L. Mui, H. Liaw, A.L. Demirel, S. Strite, H. Morkoç, Appl. Phys. Lett. 59, 2847 (1991). doi:[10.1063/1.105853](http://dx.doi.org/10.1063/1.105853)
- 172. A. Callegari, P.D. Hoh, D. Buchanan, D. Lacey, Appl. Phys. Lett. 54, 332 (1989). doi:[10.1063/1.100961](http://dx.doi.org/10.1063/1.100961)
- 173. D.S.L. Mui, S.F. Fang, H. Morkoç, Appl. Phys. Lett. 59, 1887 (1991). doi[:10.1063/1.106178](http://dx.doi.org/10.1063/1.106178)
- 174. Z. Wang, M.E. Lin, D. Biswas, B. Mazhari, N. Teraguchi, Z. Fan, X. Gui, H. Morkoç, Appl. Phys. Lett. 62, 2977 (1993). doi: [10.1063/1.109162](http://dx.doi.org/10.1063/1.109162)
- 175. D.M. Diatezua, Z. Wang, D. Park, Z. Chen, A. Rockett, H. Morkoç, J. Vac. Sci. Technol. B 16, 507 (1998). doi:[10.1116/1.](http://dx.doi.org/10.1116/1.590300) [590300](http://dx.doi.org/10.1116/1.590300)
- 176. D.-G. Park, Z. Chen, D.M. Diatezua, Z. Wang, A. Rockett, H. Morkoç, S.A. Alterovitz, Appl. Phys. Lett. **70**, 1263 (1997). doi: [10.1063/1.118547](http://dx.doi.org/10.1063/1.118547)
- 177. D.-G. Park, J.C. Reed, H. Morkoç, Appl. Phys. Lett. 71, 1210 (1997). doi[:10.1063/1.119853](http://dx.doi.org/10.1063/1.119853)
- 178. D.G. Park, D. Li, M. Tao, Z. Fan, A.E. Botchkarev, S.N. Mohammad, H. Morkoç, J. Appl. Phys. **81**, 516 (1997). doi:[10.1063/1.](http://dx.doi.org/10.1063/1.364130) [364130](http://dx.doi.org/10.1063/1.364130)
- 179. K. Rajagopalan, R. Droopad, J. Abrokwah, P. Zurcher, P. Fejes, M. Passlack, IEEE Electron Dev. Lett. 28, 100 (2007). doi: [10.1109/LED.2006.889502](http://dx.doi.org/10.1109/LED.2006.889502)
- 180. P.J. Tsai, L.K. Chu, Y.W. Chen, Y.N. Chiu, H.P. Yang, P. Chang, J. Kwo, J. Chi, M. Hong, J. Cryst. Growth 301–302, 1013 (2007). doi[:10.1016/j.jcrysgro.2006.11.245](http://dx.doi.org/10.1016/j.jcrysgro.2006.11.245)
- 181. R.J.W. Hill, D.A.J. Moran, X. Li, H. Zhou, D. Macintyre, S. Thoms, R. Droopad, M. Passlack, I.G. Thayne, IEEE Electronics Lett. 43, 543 (2007). doi:[10.1049/el:20070427](http://dx.doi.org/10.1049/el:20070427)