

# **Phenomenological modeling of memristor fabricated by screen printing based on the structure of Ag/polymer/Cu**

Mubeen Zafar<sup>1</sup> • Muhammad Naeem Awais<sup>1</sup> • Muhammad Naeem Shehzad<sup>1</sup> • Aneeqa Masood<sup>2</sup> • Abbas Javed<sup>1</sup> • **Aamir Razaq2**

Received: 7 February 2023 / Accepted: 25 September 2023 / Published online: 30 October 2023 © The Author(s), under exclusive licence to Springer Science+Business Media, LLC, part of Springer Nature 2023

## **Abstract**

The attributes of memristors such as their non-volatile nature, simple structure, no leakage current, and fast switching speed present enormous opportunities for various analog and digital applications. It is imperative to develop an accurate physical model of the memristor in order to design digital applications. Hitherto published memristor modeling approaches do not match the practical memristor dynamics. In this work, a new model is developed by considering Schottky contact at the metal–insulator–metal (MIM) interfaces, and a novel memristor is fabricated to validate the proposed model. A bead polymer based on methyl methacrylate and *n*-butyl methacrylate (MMBM) is frst used to explore the resistive switching properties of the device. A cost-efective screen printing technique is demonstrated to deposit the resistive switching layer for the fabrication of the memristor. The resistive switching behavior is observed in the sandwiched layer with a silver (Ag) top electrode and copper (Cu) bottom electrode. The surface morphology and electrical characteristics of the fabricated device are investigated by scanning electron microscopy and two-point probe resistivity measurement. The results confirm the formation of the Schottky barriers at the MIM interfaces of the fabricated device. The proposed model is compared with the device described in this paper having an error of 0.7609 (in terms of the relative root-mean-square error). Moreover, a NOR logic gate is simulated for the circuit simulation of the proposed model. This will pave the way for new digital design applications based on the memristor.

**Keywords** Schottky · Resistive switching · Screen printing · Polymer



<sup>2</sup> Department of Physics, COMSATS University Islamabad, Lahore, 1.5 KM Defence Road, Off Raiwind Road, Lahore, Punjab 55150, Pakistan

# **1 Introduction**

The semiconductor industry is growing by leaps and bounds due to progress in both micro and nanodevices over the years [[1\]](#page-11-0). The electronics market has inevitably developed after the revolutionary invention of the transistor at Bell laboratories by American Telephone and Telegraph (AT&T) in 1947 [\[2](#page-11-1)]. Transistors have transformed the semiconductor industry with the continued enhancement of electrical switching and amplifcation properties, replacing the bulky and unreliable vacuum tubes in computers and circuit applications [\[3](#page-11-2)]. In this era, digital circuits are based on complementary-metaloxide-semiconductor (CMOS) technology. Currently, the size of the transistor has reached 7 nm, i.e., only a few atoms [[4\]](#page-11-3). Nowadays, CMOS technology is approaching its physical limits [\[5](#page-11-4)]. Furthermore, the complex structure of CMOS technology increases the cost per bit for digital design applications, and the downscaling of the transistor channel length gave rise to leakage current [\[6](#page-11-5), [7](#page-11-6)].

The memristor (memory resistor) can be used as the building block for logic gates and memory [[8](#page-11-7), [9\]](#page-11-8). It does not have problems like leakage current and size [[10](#page-11-9)]. Its structure is very simple as compared to the complex structure of CMOS technology. In 1971, the theoretical concept of the memristor was introduced by Professor Leon Chua [\[11](#page-11-10)], but the physical realization of the memristor remained unresolved for nearly 40 more years [\[12](#page-11-11)]. Hewlett-Packard (HP) serendipitously observed the pinch hysteresis loop (PHL) in the crossbar nanoscale memory array, which led to unprecedented uproar in industry and research after the groundbreaking discovery of the physical realization of the memristor. Due to its unique electrical current–voltage (I–V) characteristics and novel simple structure, it has been widely used in diferent applications [\[8,](#page-11-7) [9](#page-11-8), [13\]](#page-11-12). Resistive random access memory (ReRAM), fash memory, chaos circuits, biomimetic circuits, electrochemical metallization memory, magneto-resistive memory, cellular neural networks, recurrent neural networks, ultra-wideband receivers, adaptive flters, oscillators, programmable threshold comparators, Schmitt triggers, amplifers, and logic gates have all been developed based on memristors [[14–](#page-11-13)[22](#page-12-0)]. Diferent mathematical models of memristors have been reported in the literature; however, these models are not sufficiently accurate in terms of their physical dynamics [[23–](#page-12-1)[28\]](#page-12-2). The existence of metal and insulator at both interfaces is not considered in the memristor models. Therefore, the reported models are not suitable because they lack the tunneling mechanism at both interfaces and therefore cannot accurately predict experimental behavior. The existing mathematical models of memristors deviate from physical mechanisms in realtime devices. Thus, any developer who wants to design a phenomenological model for the memristor must consider the metal–insulator barrier.

The PHL of the memristor has already been observed in experiments using diferent materials. Binary oxides, perovskite oxides, complex molecular materials, mixtures containing inorganic nanoparticles, and organic–inorganic interfaces have been proposed as the most suitable candidate for the switching layer of the memristor [\[29–](#page-12-3)[36\]](#page-12-4). The fabrication of the sandwiched layer is considered the core of the memristor, and various techniques can be used to deposit this active layer. The sol–gel method, atomic layer deposition (ALD), anodization, and sputtering are the main methods for fabricating the switching layer. Most fabrication techniques have their inherent strengths and weaknesses. Limitations observed in previously reported fabrication techniques include infeasibility of mass production, high cost, radiation efects, time-consuming fabrication process, and expensive switching layer material. In this work, a novel memristor fabrication technique is presented to address these limitations in existing device fabrication methods. The screen printing technique is used to deposit the resistive switching layer, while bead polymer based on methyl methacrylate and *n*-butyl methacrylate (MMBM) is used as the active layer. To the best of our knowledge, there are no previous reports on the use of the screen printing technique and the abovementioned switching material to observe the PHL of current and voltage in the memristive device. The screen printing technique is simple, durable, and environmentally friendly. The main objectives of this research work are as follows:

- 1. Development of a phenomenological model of a memristor with consideration of MIM interfaces.
- 2. Fabrication of a novel memristor using the screen printing technique to validate the phenomenological model of the memristor.

The remainder of the paper is organized as follows. Section [2](#page-1-0) reviews the literature in detail. A novel physical model of the memristor is explained in Sect. [3](#page-3-0). Section [4](#page-6-0) describes the experimental work for the in-house fabrication of the novel memristor and its results. A summary is provided in Sect. [5.](#page-11-14)

## <span id="page-1-0"></span>**2 Literature review**

## **2.1 Modeling of the memristor**

In order to apply memristive devices for essential applications, the development of an accurate memristor model is imperative. The model should preferably be simple, intuitive, and closed-form. The diferent models of memristors proposed in the literature are discussed as follows:

#### **2.1.1 Linear drift model**

HP coined the concept of memristor modeling in 2008 based on a variable resistor [[12\]](#page-11-11). They established a link of the physical device with the mathematical model of the memristor, which is known as the linear drift model (LDM) [\[12](#page-11-11)]. For comparison with the LDM, a titanium dioxide  $(TiO<sub>2</sub>)$ memristor was fabricated. In the  $TiO<sub>2</sub>$ -based memristor, the  $TiO<sub>2</sub>$  bilayer acts as the switching layer deposited between the platinum (Pt) electrodes. The  $TiO<sub>2</sub>$  bilayer further comprises two layers: an oxygen-deficient *TiO*<sub>2−*x*</sub> referred to as the doped layer, and a perfect  $TiO<sub>2</sub>$  layer referred to as the undoped layer. The resistance of  $TiO_{2-x}$  is considered the *ON*-state resistance of the device, whereas the resistance of  $TiO<sub>2</sub>$  is considered the *OFF*-state resistance of the device. HP described the switching mechanism of these devices as resistive switching. Mathematically, the current control memristor for circuit analysis is defined in Eq.  $(1)$  $(1)$ .

$$
V = R(x)I,\tag{1}
$$

where  $x$  is a state variable and  $R$  is general resistance that is dependent on *x*. In the LDM,  $R_{on}$  (doped region) and  $R_{off}$ (undoped region) are connected in series. The total resistance  $R_T$  of the memristor is calculated by Eq. [\(2\)](#page-2-1).

$$
R_T = R_{on}(x) + R_{off}(1 - x),
$$
\n(2)

When the external voltage is applied, the oxygen vacancies drift with average dopant mobility  $\mu_{\nu}$ . The boundary drifts between the doped and the undoped regions with an average velocity as defned in Eq. ([3\)](#page-2-2).

$$
\frac{\mathrm{d}x}{\mathrm{d}t} = \frac{\mu_v V(t)}{D},\tag{3}
$$

where  $\mu$ <sup>*v*</sup> is the average mobility and *D* is the total length of the memristor device. By applying positive voltage, oxygen vacancies drift from the  $TiO_{2-x}$  to the  $TiO_2$  region. Hence, the width of  $TiO_{2-x}$  is increased and the memristance is decreased, due to which the current is increased, switching the device from the *OFF* state to the *ON* state. The device memristance is defined in Eq.  $(4)$  $(4)$ .

$$
M(q) = R_{\text{off}}(1 - \mu_v \frac{R_{\text{on}}}{D^2} q(t)).
$$
\n(4)

The device's conducting width and memristance exceed its physical dimensions in this model [[12\]](#page-11-11). Therefore, an accurate mathematical model is critically needed to address these challenges. Diferent window functions are reported in the literature to address these challenges.

## **2.2 Window function**

The LDM simulations revealed erroneous results, showing conducting width and memristance exceeding the device's physical dimensions [\[12](#page-11-11)]. Thus, a precise model is needed which can address these issues. Various window functions are suggested in the existing literature to solve the nonlinearity issue and boundary limits. The drift velocity  $\left(\frac{dx}{dt}\right)$  $\frac{dx}{dt}$ ) of nonlinear dopant can be controlled by introducing window function  $f(x)$ in Eq. ([5\)](#page-2-4).

$$
\frac{\mathrm{d}x}{\mathrm{d}t} = \frac{\mu_v V(t)}{D^2} f(x). \tag{5}
$$

#### **2.2.1 Prodromakis window function**

Prodromakis et al. [\[37\]](#page-12-5) presented a new window function with two parameters as defned in Eq. [\(6](#page-2-5)).

$$
f(x) = j[1 - \{(x - 0.5)^2 + 0.75\}]^{2p},
$$
\n(6)

<span id="page-2-0"></span>where the parameter  $j$  is used for scalability and the parameter *p* is used for controllability. The terminal state problem is resolved using this window function. This window function provides the linkage between linear and nonlinear models, but it is very complex. Its complexity increases as the value of *p* increases, which will limit its applications in digital computing.

## <span id="page-2-1"></span>**2.2.2 Biolek's window function**

An alternative window function presented by Biolek is defned by Eq. [\(7](#page-2-6)).

<span id="page-2-6"></span><span id="page-2-2"></span>
$$
f(x) = 1 - (x - sgn(-I))^{2p}.
$$
 (7)

The terminal problem is addressed by introducing the new function  $sgn(I)$  by the Biolek window function [[38\]](#page-12-6). However, the complexity of this window function is increased due to the new *sgn*(*I*) function.

#### **2.2.3 Joglekar's window function**

The Joglekar window function [\[39](#page-12-7)] is defned in Eq. [\(8](#page-2-7)).

<span id="page-2-7"></span><span id="page-2-3"></span>
$$
f(x) = 1 - (2x - 1)^{2p},\tag{8}
$$

where *p* is a positive exponent parameter. The drift velocity over the whole length of the device is regulated using the control parameter  $(p)$ . When the value of  $p$  is smaller, the rate of change in *x* is also low. As *p* approaches infnity, it reduces to LDM. The parabola curve of the window function changes to a rectangular curve with an increase in the value of *p*. However, it also sufers from the computational complexity problem.

#### **2.2.4 Strukov's window function**

Strukov et al. introduced a novel window function for LDM [[12\]](#page-11-11), which resolves the problem of the boundary effect. It depicts the nonlinear drift close to the boundaries. Strukov's window function is given in Eq.  $(9)$  $(9)$ .

<span id="page-2-8"></span>
$$
f(x) = x - x^2. \tag{9}
$$

<span id="page-2-4"></span>Simple mathematical expressions make this window function computationally efficient as compared to other reported window functions.

#### **2.2.5 Nonlinear ion drift model**

<span id="page-2-5"></span>Practical memristive devices show highly nonlinear behavior due to their nanoscale structure. The window function models signifcantly deviate from the behavior of the fabricated devices. For that, more appropriate models are proposed in the literature. In the nonlinear ion drift model proposed in

[\[40\]](#page-12-8), Eq. ([10\)](#page-3-1) determines the current–voltage relationship based on the experimental results.

$$
i(t) = \omega(t)^{n}(\beta \sinh(\alpha \cdot v(t))) + (\chi[\exp(\gamma \cdot v(t)) - 1]), \qquad (10)
$$

where  $\alpha$ ,  $\beta$ ,  $\gamma$ , and  $\chi$  are the experimental fitting constants. The exponent *n* shows the influence of the state variable  $\omega(t)$ on the current. In this model, asymmetric PHL is assumed. When the memristor is in the *ON* state, the  $\omega(t)$  approaches 1, as the current is dominated by the frst expression in Eq.  $(10)$  $(10)$ , which describes a tunneling mechanism. When the memristor switches to the *OFF* state, the  $\omega(t)$  approaches zero, as the current is dominated by the second expression in Eq. [\(10](#page-3-1)), which indicates the junction barrier formation. This model assumes that there is a nonlinear dependence between the voltage and state variable  $\omega(t)$ . Equation ([11\)](#page-3-2) determines the speed of  $\omega(t)$ .

$$
dw/dt = \alpha f(\omega) . v(t)^m,
$$
\n(11)

where  $f(\omega)$  is a window function, and *m* and  $\alpha$  are constants.

#### **2.2.6 Simmons tunnel barrier memristor model**

Linear and nonlinear ion drift models are proposed for the physical memristor model based on two resistors connected in series. However, the Simmons tunnel barrier [[41\]](#page-12-9) represents a more accurate physical model of the memristor. Simmons introduced the concept of an electric tunnel between the insulator and electrode in 1963. The rectangular barrier is formed when both electrodes are of the same type. A trapezoid barrier is developed with diferent types of electrodes. In this model, an electron tunnel barrier is connected in series with a resistor. Equation ([12\)](#page-3-3) presents the analytical expression of the derivative of the state variable *x*. It is determined by iteratively applying a regression technique.

$$
\frac{dx(t)}{dt} = \begin{cases}\nc_{\text{off}} \sinh\left(\frac{i}{i_{\text{off}}}\right) \exp\left[-\exp\left(\frac{x-a_{\text{off}}}{w_c} - \frac{i}{b}\right) - \frac{x}{w_c}\right], \quad i > 0 \\
c_{\text{on}} \sinh\left(\frac{i}{i_{\text{on}}}\right) \exp\left[-\exp\left(\frac{x-a_{\text{on}}}{w_c} - \frac{i}{b}\right) - \frac{x}{w_c}\right], \quad i < 0\n\end{cases} \tag{12}
$$

where  $c_{\text{off}}$ ,  $c_{\text{on}}$ ,  $i_{\text{on}}$ ,  $i_{\text{off}}$ ,  $w_c$ , and *b* are the fitting parameters, and  $a_{\text{on}}$  and  $a_{\text{off}}$  are the upper and lower limits of *x*, respectively. The change in the magnitude of *x* is controlled by the parameters  $c_{\text{off}}$  and  $c_{\text{on}}$ . The magnitude of  $c_{\text{on}}$  is greater than  $c_{\rm off}$ . Once a particular threshold is achieved, the change in *x* is ignored.

#### **2.2.7 Threshold adaptive memristor (TEAM) model**

The TEAM model [[42](#page-12-10)] was inspired by the Simmons tunnel barrier model. It uses the same physical model as presented by the Simmons tunnel barrier model but with simple <span id="page-3-1"></span>mathematical expressions. The TEAM model depends upon the current threshold as given in Eq.  $(13)$  $(13)$  $(13)$ . The derivative of the state variable *x* is dependent on both the current and *x* itself. The derivative of *x* for the TEAM model is defned in Eq. ([13](#page-3-4)).

<span id="page-3-4"></span>
$$
\frac{dx(t)}{dt} = \begin{cases} k_{off}(\frac{i(t)}{i_{off}} - 1)^{\alpha_{off}} f_{off}(x), \ i > 0\\ 0, \ i_{off} < i > i_{on} \\ k_{off}(\frac{i(t)}{i_{off}} - 1)^{\alpha_{off}} f_{off}(x), \ i < 0 \end{cases}
$$
(13)

<span id="page-3-2"></span>where  $k_{\text{off}}$ ,  $k_{\text{on}}$ ,  $\alpha_{\text{on}}$ , and  $\alpha_{\text{off}}$  are the constants. The value of  $k_{\text{off}}$  is considered positive, whereas  $k_{\text{on}}$  is considered negative. The  $i_{\text{off}}$  and  $i_{\text{on}}$  are the current threshold values. The functions  $f_{\text{off}}(x)$  and  $f_{\text{on}}(x)$  behave as a window function, and  $x$  is a state variable that represents the effective electric tunnel width. The TEAM model has high complexity. In contrast to the other models, it freely allows any I–V relationship to be selected. Also, due to the high nonlinear dependence, the device can be modeled using the threshold currents. However, it depends on the current threshold, where the state of the memristor changes after a certain current threshold. Certain assumptions are considered in this model to enhance simplicity and computational efficiency. The value of the state variable *x* does not change after a certain current threshold. In the TEAM model, the memristor current is polynomial-dependent on the internal state drift derivative instead of exponential. The lower value of constants will enhance the complexity of the model.

These models have varying degrees of accuracy, with different phenomenological principles and features. The majority of models only consider particular aspects of memristive behavior, and hence these are incomplete models. HP presented a valuable concept of the memristor model based on the variable resistor, but it lacks the tunneling mechanism. Simmons's model described the concept of the electric tunnel between the insulator and the electrode. This model is close to the physical memristor; however, it skips the other barrier.

## <span id="page-3-3"></span><span id="page-3-0"></span>**3 Phenomenological memristor model**

In this section, a physical model is developed for the symmetric bipolar two-terminal memristor device. This model produces rich PHL behavior that is controlled by the nonlinearity of memristance. In this phenomenological model, the I–V relationship is based on the physical working mechanism of a memristor, whereas the internal state variable derivative can be independently chosen from any state variable derivative relationship. The state variable  $x=w/D$  is the normalized value, where *w* is the doped region as shown in Fig. [1](#page-4-0). The total thickness of the device

in this model is considered as *D*. Whenever the voltage is applied across the terminals of the device, it forms a conductive flament across the entire device length, which is called  $R_{\text{on}}$ , and the rupture of the conductive filament is known as  $R_{\text{off}}$ . The proposed model correlates the physical working mechanism and the mathematics of a practical system using LDM with MIM interfaces as shown in Fig. [1.](#page-4-0) Two Schottky diodes are used to consider the MIM barriers. When the voltage is applied, the charges are trapped in the MIM interfaces. Kirchhof's voltage law calculates the applied voltage across the memristor.  $V_1$  and  $V<sub>2</sub>$  voltages are dropped due to the MIM interfaces, and its mathematical expression is given in Eq. [14.](#page-4-1)

$$
V_t = V_1 + (R_{on}(x) + R_{off}(1-x))i(t) + V_2,
$$
\n(14)

where  $V_t$  is the total applied voltage across the terminal of the device. The *x* is used to keep the device within its physical limits and to switch the states. The velocity of *x* is expressed in Eq. ([15](#page-4-2)).

$$
\frac{\mathrm{d}x}{\mathrm{d}t} = kW(x)I,\tag{15}
$$

where *k* is a constant value and *I* is the current passing through the device.  $W(x)$  is a window function. Strukov's window function [\[12\]](#page-11-11) is used in this proposed model as expressed in Eq. ([16](#page-4-3)).



<span id="page-4-0"></span>**Fig. 1** Schematic illustration of MIM interfaces with a variable resistor in the proposed model

<span id="page-4-3"></span>
$$
W(x) = x - x^2 \tag{16}
$$

The ratio of voltage and current is called the memristance of the device. When negative voltage is applied, the memristance increases, and the device switches to the *OFF* state from the *ON* state. This process is known as the setting of the device, whereas the converse is referred to as resetting of the device. The model parameters are subdivided into three distinct categories, namely, input parameters, device parameters, and hyperparameters. For the simulation of phenomenological modeling, the values of the input parameters are the same as the input values provided to the experimental device. The values of device parameters are experimentally extracted from an in-house-fabricated device. Furthermore, the hyperparameters are tunable and are calibrated to acquire the optimal I–V curve value. HSPICE software is used to simulate the proposed model with the parameters given in Table [1](#page-4-4).

## <span id="page-4-1"></span>**3.1 Simulation of memristor model**

<span id="page-4-2"></span>The PHL behavior in the I–V plane of the proposed model is simulated using the abovementioned parameters in the HSPICE environment. A single memristor simulated response is evaluated by providing the sinusoidal waveform with amplitude of 1 V and frequency of 1 Hz as input. The well-known Lissajous fgure of the memristor is observed in Fig. [2a](#page-5-0). The bow-like curve indicates bipolar behavior because its switching state depends upon the amplitude of the threshold and the polarity of the applied voltage. The PHL characteristic of the simulated result indicates that the model has symmetric behavior in the I–V plane. The PHL of the model consists of two states (i.e., low-resistance state [LRS] and high resistance state [HRS]). The threshold voltages for switching the device between HRS and LRS are labeled  $V_{\text{set}}$  and  $V_{\text{reset}}$ , where  $V_{\text{set}}$  represents the voltage required to set the device into the LRS, while  $V_{\text{reset}}$  represents the voltage required to reset the device into the HRS. In this case,  $V_{\text{set}}$  is observed at 1 V, and  $V_{\text{reset}}$  is observed at −1 *V*. The area within the PHL represents the amount of charge that is stored in the device and can be used to characterize its resistive behavior, which is called the memristance

<b>Table 1</b> Simulation parameters of the proposed model	Parameter type	Parameter description	Symbol	Unit	Value
	Input parameters	Input voltage		V	
		Frequency		Hz.	
	Device parameters	Width of the thin film	D	$\mu$ m	16
		Average mobility	$\mu_{v}$	Femtom <sup>2</sup> /(V.s)	10
		Resistance at temperature	$R_{ini}$	Ω	
	Hyper parameters	Resistance in ON state	$R_{\rm on}$	Ω	150
		Resistance in OFF state	$R_{\rm off}$	Ω	5000

<span id="page-4-4"></span>**Table 1** Simulation parameters



<span id="page-5-0"></span>**Fig. 2 a** I–V characteristics of the proposed mathematical model of the memristor. **b** The proposed model presents the time-dependent relationship between the applied voltage and current

of the device. The loop determines the memory property of the memristor. This is a fundamental characteristic that distinguishes it from other basic electrical devices: resistor, capacitor, and inductor. The memristor exhibits the generation of the current that traces the loop on the hysteresis curve when an input voltage is applied. The size of the loop's area correlates directly with the amount of charge that the device can store or preserve. This stored charge signifcantly impacts the memristor's ability to maintain its resistance state, ultimately infuencing its memory property. The larger loop area indicates greater capacity for charge storage and a more pronounced memory efect exhibited by the memristor. The transition of the device from the HRS to the LRS, or vice versa, is attributed to the occurrence of the negative diferential resistance (NDR) phenomenon. This abrupt change in resistance characterizes the NDR effect. The NDR phenomenon is responsible for the switching behavior of the memristor. The NDR occurs at the switching voltage as shown in Fig. [2a](#page-5-0). In the memristor, even the small voltage produced nonlinear behavior. The nonlinearity in the device occurs due to the nanoscale structure of the memristor, which allows even a small voltage bias to produce nonlinearity. This nonlinearity is attributed to either tunneling at the metal–semiconductor interface or electron hopping within the device. The nonlinear property of the proposed model is also observed in the simulated result as shown in Fig. [2.](#page-5-0) The value of the current varies between  $-200$  and 200  $\mu$ *A*. Furthermore, one of the key parameters for measuring the quality of the I–V response is dependent on the quick transition of the device state. The transition time was measured as the length of time taken by the memristor to switch between

the LRS and HRS, and vice versa. Figure [2](#page-5-0)b indicates that the model switches its state quickly. The second most important parameter is power consumption, which is dependent on the value of the current. The lower value of current relative to the reported memristor models while keeping the voltage at the same level makes the proposed model more powerefficient. The average power consumption of the memristor model is calculated at 1 mW in its stable state. The HSPICE tool is the most commonly accepted and widely used tool, with no convergence issues. Along with its toolbox, it offers various applications and workfow. These advantages make the HSPICE a valuable tool for circuit design.

## **3.2 NOR logic gate**

Memristors have important and intriguing applications in the design of logic gates for the processing of digital design applications. Logic operations with the help of a memristor will open a new path for novel functionality for computing applications. A NOR logic gate was simulated using the memristor ratio logic (MRL) family to validate the proposed memristor model [\[43\]](#page-12-11). Unlike other logic families, this logic family is compatible with CMOS technology. Two memristors are connected in series with the CMOS inverter to build the NOR gate logic. The simulation result for the NOR gate is given in Fig. [3](#page-6-1). A value of 5 V is provided as the high input, whereas 0*V* is considered as the low voltage. Figure [3](#page-6-1) presents a schematic of a NOR logic gate constructed by connecting two memristors in series with opposite polarity, forming an OR gate. The output is obtained from the common node of the memristors'



<span id="page-6-1"></span>**Fig. 3** Simulation result for NOR logic gate using the proposed memristor model

terminals, while the input signals are fed to the other terminals. The memristance of the memristor depends on the direction of the current fow. Its value increases when the current flows from the negative to the positive terminal of the memristor and decreases when the current fows from the positive to the negative terminal of the device. If both inputs have the same logical value, no current fows, and the same logic is observed at the output terminal. The fow of current from a higher potential to a lower potential is observed in an OR gate when one input is logical 0 and the other input is logical 1. As a result, the output of the OR gate becomes logical 0. To complete the NOR gate circuit, a CMOS inverter is connected at the end output terminal of the OR gate. In Fig. [3,](#page-6-1) 5 V and 0 V are considered as logical 1 and logical 0 inputs, respectively. The output of the NOR gate is logical 0 if any of the inputs is at logical 1, as demonstrated in Fig. [3](#page-6-1).

## <span id="page-6-0"></span>**4 Novel memristor fabrication**

The chemicals used for the deposition of the insulating layer using the screen printing method for the fabrication of the novel memristor are given below:

- 1. Bead polymer based on methyl methacrylate and *n*-butyl methacrylate
- 2. Xylene (dimethylbenzene)

The properties of the switching layer material are given in Table [2.](#page-6-2)

<span id="page-6-2"></span>



## **4.1 Experimental procedure**

An equimolar concentration of bead polymer based on methyl methacrylate and *n*-butyl methacrylate and dimethyl benzene solution is prepared. The solution is stirred for 10 min to obtain maximum precipitate. Cu is used as the substrate to deposit the insulating layer of acrylic polymer. Before the deposition process, the substrate is washed with deionized water in a water bath. Then it is rinsed with acetone and ethanol. Ultraviolet (UV) treatment is also provided for 10 min. It is used as the bottom electrode for the in-house-fabricated device. The abovementioned solution is used to deposit the insulating layer. A semiautomatic screen printing machine is used to deposit the active layer of the electric switch. The screen used for the insulating layer deposition has 200 threads per square inch. After the deposition of the switching layer using the screen printing technique, the sample is cured at 105 ◦*C* for 90 min. Highly conductive Ag is deposited on the sample by drop-casting in a circular shape. Ag is used to make the top electrode to complete the simple structure of the resistive switching device. Finally, the samples are treated with heat at 105 ◦*C* for 90 min. The



<span id="page-7-0"></span>**Fig. 4** Experimental setup of the fabricated device

experimental setup of the proposed device is given in Fig. [4.](#page-7-0) The experiment is performed at standard room temperature and pressure.

## **4.2 Characterization of memristor fabrication**

## **4.2.1 Structural analysis of switching layer of fabricated device**

The surface morphology of the samples is observed with the help of scanning electron microscopy (SEM) images (TES-CAN Vega LMU). The thin flm of the resistive switching layer is characterized at different zoom levels, as illustrated in Fig. [5a](#page-7-1). It is evident that the switching layer is very smooth and has a uniform surface of the thin flm used to fabricate the device. The top view of highly magnifed images shows that the polymeric layer is successfully deposited densely on the fexible copper substrate as depicted in Fig. [5](#page-7-1). To avoid the charging efect, samples are sputtered with gold. Figure [5b](#page-7-1) is taken from the energy-dispersive x-ray (EDX) analysis. It is used to provide elemental identifcation and quantitative compositional information. EDX analysis indicates that there are no signifcant impurities in



<span id="page-7-1"></span>**Fig. 5** Surface morphology of a switching layer of the fabricated device. **a** Surface morphology of a switching layer of the fabricated device at 1  $\mu$ m, 2  $\mu$ m, and 50  $\mu$ m. **b** Energy-dispersive x-ray analysis of the bead polymer for the switching layer

the polymer thin flm layer. From Fig. [5](#page-7-1) it can be concluded that the screen printing technique has good potential for the deposition of thin flm layers.

#### **4.2.2 I–V characterization of novel memristor**

Electrical measurement is performed by the Metrohm Autolab (PGSTAT 12) utilizing the general purpose electrochemical system (GPES) manager software. The top Ag electrode is connected with the driving force, and the bottom Cu electrode is constantly grounded in all I–V measurements to analyze the electrical characteristics of the in-house-fabricated device. Double voltage sweeps are applied to analyze the switching properties of the MIM structure. The current compliance (CC) is fxed at 10 mA. Figure [6a](#page-8-0) displays the I–V characteristics of the in-house-fabricated device, which have symmetric properties passing through the origin with two distinct slopes. The steep slope indicates the LRS, which is called  $R_{on}$ . The shallow slope determines the HRS, which is known as  $R_{\text{off}}$ . The magnitude of measured current varies between −0.08 *A* and 0.08 A. The fabricated device switches its state at 0.75 V, indicating bipolar switching behavior. The device shows resistive switching behavior when the external force is applied at its electrode. The transition of the device from the LRS to HRS is referred to as the setting of the device, while the reverse transition from HRS to LRS is referred to as the resetting of the device. The steep slope observed in the LRS of the memristor depends on several factors. It may be due to the existence of a higher concentration of conductive flaments within the switching material during the LRS. These highly conductive pathways facilitate the flow of charges, and result in lower resistance of the device. On the other hand, the shallow slope observed in the HRS may be due to a destruction of conductive flaments within the switching layer material. This confguration restricts the fow of charges, leading to higher resistance, and a shallower slope is observed. Diferent CC is provided to the device to check its behavior for a dynamic range of analysis. The CC is provided to save the device from permanent damage. In Fig. [6,](#page-8-0) before positive and negative threshold voltage approaches, the device shows constant current due to CC of 100 mA. When the voltage is swept between 1 V and −1 *V* with CC of 100 mA, the fabricated device shows the rich PHL. The behavior of the MIM structure looks similar to the previous one; however, the threshold voltage seems to be observed a bit earlier. Due to CC, the magnitude of the current is decreased. The CC is settled to 1 mA to observe the I–V characteristics, where it is observed that the PHL disappears as shown in Fig. [6b](#page-8-0). The PHL of the fabricated device disappears due to a very small value of CC.

The CC limits the current to a specifc value, aiming to protect the device from a permeant hard breakdown. Therefore, when the CC decreases, the maximum current fowing through the device decreases, and vice versa. However, for the observation of the PHL, it is necessary for the CC value to be greater than the value of the current in the LRS. Otherwise, the CC restricts the current to a value smaller than that of the LRS. As a consequence, the PHL diminishes, and the electrical switching state cannot be observed. When the double voltage sweep is provided, the resultant PHL looks similar to Fig. [6b](#page-8-0). When the fabricated device kisses the voltage greater than 0, the current becomes constant at



<span id="page-8-0"></span>**Fig. 6** I–V characterization of the in-house-fabricated bipolar memristor. **a** I–V characterization of the fabricated device at 100 *mA*. **b** I–V characterization of the fabricated device at 1 *mA*

any applied voltage. It can be observed from Fig. [6](#page-8-0)a and b that the PHL shrinks and disappears when the value of CC decreases. The accuracy of the proposed model in the noise condition is calculated using the relative root mean square (RMS) error formula. The relative RMS is determined by Eq. ([17\)](#page-9-0).

$$
e_{i,v} = \sqrt{\frac{1}{N} \left( \frac{\sum_{i=1}^{N} (V_{proj} - V_{ref,i})^2}{\bar{V}_{ref}^2} + \frac{\sum_{i=1}^{N} (I_{proj} - I_{ref,i})^2}{\bar{I}_{ref}^2} \right)},
$$
\n(17)

where  $V_{\text{pro}}$ , *i* and  $I_{\text{pro}}$ , *i* are respectively the corresponding *i* − *th* sample of the voltage and current of the proposed model, and *N* is the number of samples, where the value of *N* is 250.  $V_{ref}$ , *i* and  $I_{ref}$ , *i* are respectively the corresponding *i* − *th* samples of the voltage and current of the in-housefabricated device. The RMS error is used to evaluate the accuracy of a model's output. It determines how well the model represents the experimental device. A lower RMS error indicates a better ft between the model and the practical device. Using MATLAB 2019, the RMS error of the proposed model with the data points of the in-house-fabricated device is 0.7609. The error between the I–V characteristic of the in-house-fabricated device and the proposed model is due to experimental setup noise and material impurities.

#### **4.3 Schottky conduction**

The complex I–V graph is further investigated to reveal the hidden mystery behind the Schottky conduction. As shown in Fig. [7](#page-10-0), the LRS and HRS are governed by Schottky conduction because the I–V relationship has a linear ftting curve. The J–V relationship is described by Eq. ([18\)](#page-9-1).

$$
J = A * T^{2} \{ \exp[\frac{-q(\varphi_{B} - \beta(E)^{\frac{1}{2}})}{kT}], \qquad (18)
$$

where  $q$  is the electronic charge,  $J$  is current density,  $A *$  is the Richardson constant,  $\varphi_B$  is barrier height, *T* is absolute temperature,  $K$  is the Boltzmann constant,  $E$  is the electric field, and  $\beta$  is the Schottky coefficient. Figure [7](#page-10-0) shows the curve between the  $ln(J)$  and the  $E^{\frac{1}{2}}$ . Figure [7](#page-10-0)a and b depict the Schottky behavior in LRS and HRS during the negative polarity. Figure [7c](#page-10-0) and d illustrate the Schottky barriers in LRS and HRS during positive polarity. Both sides of voltage polarity exhibit Schottky behavior. The results of the analytical study validate the information for the junction barrier in the device.

#### **4.4 Comparison**

<span id="page-9-0"></span>Table [3](#page-10-1) depicts the superior performance of the proposed model in comparative analysis with other models. Some interesting facts about the memristor models can be observed. The analysis is conducted taking into account five parameters including boundary effect, nonlinear drift, complexity, junction barrier, and accuracy. The boundary efect dilemma and nonlinear drift phenomenon are resolved by all the models except LDM. The complexity challenges remain unsolved by all the competitors except LDM and the proposed model. Some models totally ignore the junction barrier parameter and others only partially address it, but the proposed model considers both junction barriers. A comparison of the accuracy of the diferent models in terms of the metal–insulator interfaces is also considered. The LDM [[12](#page-11-11)] and nonlinear ion drift model [\[40](#page-12-8)] do not consider the junction barrier formed due to the metal–insulator interface. The Simmons tunnel barrier [[41](#page-12-9)] considers the tunnel at one interface and ignores the barrier at the other end. Similarly, the TEAM model [[42\]](#page-12-10) is inspired by the same physical mechanism proposed by the Simmons model. The proposed model has solved the boundary efect, nonlinear drift, and junction barrier. The code is run 10 times to calculate the unbiased simulation runtime. The average computational runtime is compared for the diferent models and presented in Table [3](#page-10-1). The proposed model shows an improvement in simulation runtime of up to 2.76% and exhibits enhanced accuracy as illustrated by the RMS error value, achieving a noteworthy improvement of 4.71% over the previous model. Moreover, the proposed model exhibits high accuracy with lower complexity than the competitors. The proposed model satisfes all requirements of the memristor model given in Table [3.](#page-10-1)

<span id="page-9-1"></span>Diferent materials and techniques have been reported in the literature for the fabrication of the memristor. However, none of the techniques is cost-efective, fast, and simple. Screen printing is one of the best techniques for the rapid and mass production of devices. The Ag/MMBM/Cu-based structure is analytically demonstrated for the frst time for the fngerprint of resistive switching behavior. The costefective novel structure and technique have opened the path for memristor fabrication. The comparison of diferent structures and fabrication techniques is tabularized in Table [4.](#page-11-15) Although much work has been carried out on modeling, fabrication, and memristor-based applications, there is still ample room for improving the accuracy, stability, and complexity of the memristor model in a more simple, intuitive, and closed form. Moreover, other physical structures must be implemented in order to create sufficient space to improve the robustness, stability, and cyclic endurance of the fabricated device.



<span id="page-10-0"></span>**Fig.** 7 I–V graph in double logarithmic scales. **a**  $ln(J)$  against  $E^{\frac{1}{2}}$ shows the Schottky contact in LRS during negative polarity. **b**  $ln(J)$ against *E* 2 shows the Schottky contact in LRS during positive polar-

ity. **c**  $ln(J)$  against  $E^{\frac{1}{2}}$  shows the Schottky contact in LRS during positive polarity. **d**  $ln(J)$  against  $E^{\frac{1}{2}}$  shows the Schottky contact in HRS during negative polarity

<span id="page-10-1"></span>**Table 3** Comparison of diferent memristor models with the proposed model

Memristor model $\rightarrow$	LDM $[12]$	Nonlinear [40]	Simmons $[41]$	<b>TEAM [42]</b>	Proposed				
Parameters $\downarrow$									
Resolves boundary effect	No	Yes	Yes	Yes	Yes				
Imposes nonlinear drift	No	Yes	Yes	Yes	Yes				
Simulation runtime (S)	1.45	1.56	1.74	1.69	1.41				
Complexity	Low	Average	Very high	High	Low				
RMS error	0.8376	0.8125	0.7956	0.7985	0.7609				
Junction barrier	No.	No	Limited	Limited	Yes				
Accuracy	Very low	Low	Moderate	Moderate	High				

Sr. No.	Materials	TE/BE	$V_{\rm set}$ V <sub>reset</sub>	Memory window	<b>Fabrication</b> process	Capital cost	Production time
	$ZnO$ [44]	Ag/Cu	$1.2 V/-1.25 V$	High	Electrohydrodynamic printing	Average	High
2	$TiO_{2}$ [45]	Pt/Pt	$1 V/-1 V$	High	<b>ALD</b>	High	High
3	NiO [45]	Pt/Pt	$10 V/-10 V$	Average	Pulsed laser deposition	High	High
4	HfO <sub>2</sub> [46]	TiN/TiN	$1.5 V/-1.4 V$	Low	<b>ALD</b>	High	High
5	$ZrO$ <sub>2</sub> [32]	ITO/Ag	$1 V/-1 V$	Low	Electrohydrodynamic printing	Average	High
6	$Al_2O_3[47]$	Ti/Pt	$1.4 V/-1.7 V$	Average	RF-magnetron sputtering	High	High
7	MnO $[48]$	Ti/Pt	$0.7 V/-1.1 V$	High	RF-reactive sputtering	High	High
8	$ZnO_{1}$ -/ZnO [49]	Pt/Pt	$1.5 V/-0.6 V$	Low	Sol-gel	Average	High
9	Cu doped $SiO2$ [50]	Cu/W	$0.9 V/-0.75 V$	Low	E-beam evaporation	High	High
10	Polymer	Ag/Cu	$1V/-1V$	Low	Screen printing	Very low	Very low

<span id="page-11-15"></span>**Table 4** Comparison of diferent layer deposition techniques for fabrication of memristor device

# <span id="page-11-14"></span>**5 Conclusion**

This paper describes the modeling and experimental demonstration of a memristor device. Digital design applications based on memristors require the most accurate physical model of the device for the analysis and study of the circuit simulation. The proposed model shows the effect of the most noticeable physical phenomenon of Schottky barriers in polymeric memristive devices. The simulated results have previously been observed experimentally with the use of expensive materials and sophisticated techniques. In this work, a costefective and rapid screen printing fabrication technique is frst demonstrated for the fabrication of memristor devices, and the rich pinch hysteresis electrical measurement is observed in the Ag/MMBM/Cu-based novel structure. Based on the experimental results, the polymeric memristor shows Schottky behavior at both interfaces. Compared with existing models, the primary signifcance of the proposed model is its consideration of the meta-to-semiconductor interface impact. The proposed model and fabricated device show a close relationship between simulated and experimental results. The accurate modeling approach and simple fabrication technique of the memristor will open new horizons in digital design computing applications.

**Funding** The authors have not disclosed any funding.

**Data availability** Enquiries about data availability should be directed to the authors.

## **Declarations**

**Competing interests** The authors have not disclosed any competing interests.

# **References**

- <span id="page-11-0"></span>1. Rosso, D.: Annual semiconductor sales increase 21.6 percent, top \\$400 billion for frst time. Semiconductor Industry Association (February, 2018) 1, (2018)
- <span id="page-11-1"></span>2. Hoddeson, L., Riordan, M.: The invention of the transistor and the birth of the information age (1998)
- <span id="page-11-2"></span>3. Weste, N.H., Harris, D.: CMOS VLSI design: a circuits and systems perspective (Pearson Education India, 2015)
- <span id="page-11-3"></span>4. Singh, T., Rangarajan, S., John, D., Schreiber, R., Oliver, S., Seahra, R., Schaefer, A.: in 2020 IEEE International Solid-State Circuits Conference-(ISSCC) (IEEE, 2020), pp. 42–44
- <span id="page-11-4"></span>5. Rairigh, D.: Limits of cmos technology scaling and technologies beyond-cmos. Institute of Electrical and Electronics Engineers, Inc (2005)
- <span id="page-11-5"></span>6. Narendra, S.G., Chandrakasan, A.P.: Leakage in nanometer CMOS technologies (Springer Science & Business Media, 2006)
- <span id="page-11-6"></span>7. Roy, K., Mukhopadhyay, S., Mahmoodi-Meimand, H.: Leakage current mechanisms and leakage reduction techniques in deepsubmicrometer CMOS circuits. Proc. IEEE **91**(2), 305–327 (2003)
- <span id="page-11-7"></span>8. Graves, C.E., Li, C., Sheng, X., Miller, D., Ignowski, J., Kiyama, L., Strachan, J.P.: In-memory computing with memristor content addressable memories for pattern matching. Adv. Mater. **32**(37), 2003437 (2020)
- <span id="page-11-8"></span>9. Im, I.H., Kim, S.J., Jang, H.W.: Memristive devices for new computing paradigms. Adv. Intell. Syst. **2**(11), 2000105 (2020)
- <span id="page-11-9"></span>10. Halawani, Y., Mohammad, B., Homouz, D., Al-Qutayri, M., Saleh, H.(2015): Modeling and optimization of memristor and stt-rambased memory for low-power applications. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 24(3):100314
- <span id="page-11-10"></span>11. Chua, L.: Memristor-the missing circuit element. IEEE Transactions on circuit theory **18**(5), 507–519 (1971)
- <span id="page-11-11"></span>12. Strukov, D.B., Snider, G.S., Stewart, D.R., Williams, R.S.: The missing memristor found. nature **453**(7191), 80–83 (2008)
- <span id="page-11-12"></span>13. Murali, S., Rajachidambaram, J.S., Han, S.Y., Chang, C.H., Herman, G.S., Conley, J.F., Jr.: Resistive switching in zinc-tin-oxide. Solid-state electronics **79**, 248–252 (2013)
- <span id="page-11-13"></span>14. Thangamani, V.: Memristor-based resistive random access memory: hybrid architecture for low power compact memory design. Control Theory and Informatics **4**(7), 7–14 (2014)
- 15. Liang, Y., Lu, Z., Wang, G., Dong, Y., Yu, D., Iu, H.H.C.: Modeling simplifcation and dynamic behavior of n-shaped locallyactive memristor based oscillator. IEEE Access **8**, 75571–75585 (2020)
- 16. Gale, E.: in Advances in Unconventional Computing (Springer, 2017), pp. 497–542
- 17. Zhang, T., Haider, M.R.: A schmitt trigger based oscillatory neural network for reservoir computing. Journal of Electrical and Electronic Engineering **8**(1), 1–9 (2020)
- 18. Muthuswamy, B.: Implementing memristor based chaotic circuits. International Journal of Bifurcation and Chaos **20**(05), 1335–1350 (2010)
- 19. Yin, L., Cheng, R., Wang, Z., Wang,F., Sendeku, M.G., Wen, Y., Zhan, X., He, J.: Two-dimensional unipolar memristors with logic and memory functions. Nano Letters (2020)
- 20. Mazumder, P., Kang, S.M., Waser, R.: Memristors: devices, models, and applications. Proc. IEEE **100**(6), 1911–1919 (2012)
- 21. Yao, X., Liu, X., Zhong, S.: Exponential stability and synchronization of memristor-based fractional-order fuzzy cellular neural networks with multiple delays. Neurocomputing (2020)
- <span id="page-12-0"></span>22. Lu, L., Yang, X., Wang, W., Yu, Y.: Recursive second-order Volterra flter based on Dawson function for chaotic memristor system identifcation. Nonlinear Dynamics pp. 1–20 (2020)
- <span id="page-12-1"></span>23. Mladenov, V., Kirilov, S.: A nonlinear drift memristor model with a modifed biolek window function and activation threshold. Electronics **6**(4), 77 (2017)
- 24. Rziga, F.O., Mbarek, K., Ghedira, S., Besbes, K.: An efficient verilog-a memristor model implementation: simulation and application. J. Comput. Electron. **18**(3), 1055–1064 (2019)
- 25. Zhang, X., Long, K.: Improved learning experience memristor model and application as neural network synapse. IEEE Access **7**, 15262–15271 (2019)
- 26. Ascoli, A., Corinto, F., Senger, V., Tetzlaff, R.: Memristor model comparison. IEEE Circuits Syst. Mag. **13**(2), 89–105 (2013)
- 27. Isah, A., Nguetcho, A.S.T., Binczak, S., Bilbault, J.M.: Comparison of the performance of the memristor models in 2d cellular nonlinear network. Electronics **10**(13), 1577 (2021)
- <span id="page-12-2"></span>28. Gao, L., Ren, Q., Sun, J., Han, S.T., Zhou, Y.: Memristor modeling: Challenges in theories, simulations, and device variability. J. Mater. Chem. C **9**(47), 16859–84 (2021)
- <span id="page-12-3"></span>29. Duan, W.: All inorganic and transparent ito/boehmite/ito structure by one-step synthesis method for fexible memristor. Solid-State Electron. **186**, 108180 (2021)
- 30. Prezioso, M., Merrikh-Bayat, F., Hoskins, B., Adam, G.C., Likharev, K.K., Strukov, D.B.: Training and operation of an integrated neuromorphic network based on metal-oxide memristors. Nature **521**(7550), 61–64 (2015)
- 31. Yan, K., Peng, M., Yu, X., Cai, X., Chen, S., Hu, H., Chen, B., Gao, X., Dong, B., Zou, D.: High-performance perovskite memristor based on methyl ammonium lead halides. J. Mater. Chem. C **4**(7), 1375–1381 (2016)
- <span id="page-12-15"></span>32. Awais, M.N., Muhammad, N.M., Navaneethan, D., Kim, H.C., Jo, J., Choi, K.H.: Fabrication of zro2 layer through electrohydrodynamic atomization for the printed resistive switch (memristor). Microelectron. Eng. **103**, 167–172 (2013)
- 33. Awais, M.N., Choi, K.H.: Resistive switching and current conduction mechanism in full organic resistive switch with the sandwiched structure of poly (3, 4-ethylenedioxythiophene): poly (styrenesulfonate)/poly (4-vinylphenol)/poly (3, 4-ethylenedioxythiophene): poly (styrenesulfonate). Electron. Mater. Lett. **10**(3), 601–606 (2014)
- 34. Zhao, X., Xu, H., Wang, Z., Lin, Y., Liu, Y.: Memristors with organic-inorganic halide perovskites. InfoMat **1**(2), 183–210 (2019)
- 35. Lupo, F., Scirè, D., Mosca, M., Crupi, I., Razzari, L., Macaluso, R.: Custom measurement system for memristor characterisation. Solid-State Electron. **186**, 108049 (2021)
- <span id="page-12-4"></span>36. Kügeler, C., Meier, M., Rosezin, R., Gilles, S., Waser, R.: High density 3d memory architecture based on the resistive switching efect. Solid-State Electron. **53**(12), 1287–1292 (2009)
- <span id="page-12-5"></span>37. Prodromakis, T., Peh, B.P., Papavassiliou, C., Toumazou, C.: A versatile memristor model with nonlinear dopant kinetics. IEEE Trans. Electron. Dev. **58**(9), 3099–3105 (2011)
- <span id="page-12-6"></span>38. Biolek, Z., Biolek, D., Biolkova, V.: Spice model of memristor with nonlinear dopant drift. Radioengineering, 18(2) (2009)
- <span id="page-12-7"></span>39. Joglekar, Y.N., Wolf, S.J.: The elusive memristor: properties of basic electrical circuits. Eur. J. Phys. **30**(4), 661 (2009)
- <span id="page-12-8"></span>40. Lehtonen, E., Laiho, M.: In 2010 12th International Workshop on Cellular Nanoscale Networks and their Applications (CNNA 2010) (IEEE, 2010), pp. 1–4
- <span id="page-12-9"></span>41. Pickett, M.D., Strukov, D.B., Borghetti, J.L., Yang, J.J., Snider, G.S., Stewart, D.R., Williams, R.S.: Switching dynamics in titanium dioxide memristive devices. J. Appl. Phys. **106**(7), 074508 (2009)
- <span id="page-12-10"></span>42. Kvatinsky, S., Friedman, E.G., Kolodny, A., Weiser, U.C.: Team: Threshold adaptive memristor model. IEEE Trans. Circuits Syst. I Regul. Pap. **60**(1), 211–221 (2012)
- <span id="page-12-11"></span>43. Kvatinsky, S., Wald, N., Satat, G., Kolodny, A., Weiser, U.C., Friedman, E.G.: in 2012 13th International Workshop on Cellular Nanoscale Networks and their Applications (IEEE, 2012), pp. 1–6
- <span id="page-12-12"></span>44. Muhammad, N.M., Duraisamy, N., Rahman, K., Dang, H.W., Jo, J., Choi, K.H.: Fabrication of printed memory device having zincoxide active nano-layer and investigation of resistive switching. Curr. Appl. Phys. **13**(1), 90–96 (2013)
- <span id="page-12-13"></span>45. Yang, J.J., Kobayashi, N.P., Strachan, J.P., Zhang, M.X., Ohlberg, D.A., Pickett, M.D., Li, Z., Medeiros-Ribeiro, G., Williams, R.S.: Dopant control by atomic layer deposition in oxide flms for memristive switches. Chem. Mater. **23**(2), 123–125 (2011)
- <span id="page-12-14"></span>46. Kim, H., McIntyre, P.C., On Chui, C., Saraswat, K.C., Stemmer, S.: Engineering chemically abrupt high-k metal oxide/ silicon interfaces using an oxygen-gettering metal overlayer. J. Appl. Phys. **96**(6), 3467–3472 (2004)
- <span id="page-12-16"></span>47. Lin, C.Y., Wu, C.Y., Wu, C.Y., Hu, C., Tseng, T.Y.: Bistable resistive switching in al2o3 memory thin flms. J. Electrochem. Soc. **154**(9), G189 (2007)
- <span id="page-12-17"></span>48. Yang, M.K., Park, J.W., Ko, T.K., Lee, J.K.: Bipolar resistive switching behavior in ti/mno2/pt structure for nonvolatile memory devices. Appl. Phys. Lett. **95**(4), 042105 (2009)
- <span id="page-12-18"></span>Huang, C.H., Huang, J.S., Lin, S.M., Chang, W.Y., He, J.H., Chueh, Y.L.: Zno1-x nanorod arrays/zno thin flm bilayer structure: from homojunction diode and high-performance memristor to complementary 1d1r application. ACS Nano **6**(9), 8407–8414 (2012)
- <span id="page-12-19"></span>50. Schindler, C., Thermadam, S.C.P., Waser, R., Kozicki, M.N.: Bipolar and unipolar resistive switching in cu-doped *sio*<sub>2</sub>. IEEE Trans. Electron. Dev. **54**(10), 2762–2768 (2007)

**Publisher's Note** Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional afliations.

Springer Nature or its licensor (e.g. a society or other partner) holds exclusive rights to this article under a publishing agreement with the author(s) or other rightsholder(s); author self-archiving of the accepted manuscript version of this article is solely governed by the terms of such publishing agreement and applicable law.