



Two-dimensional analytical modeling of the surface potential and drain current of a double-gate vertical t-shaped tunnel field-effect transistor

Shailendra Singh¹ · Balwinder Raj¹

Published online: 20 April 2020
© Springer Science+Business Media, LLC, part of Springer Nature 2020

Abstract

We present a two-dimensional (2-D) analytical modeling of the surface potential of a double-gate vertical t-shaped tunnel field-effect transistor (TFET), considering the inherit dual modulation effect in such devices. This effect explains the control of the surface potential by both bias voltages, which are used to calculate the tunneling depletion width at the source and drain junctions. A model of the tunneling current in the device is derived based on the surface-potential model. The parabolic approximation is used to solve the 2-D Poisson equation with appropriate boundary conditions. The dependence of the surface potential profile on different parameters is analyzed by varying the gate–source potential, drain–source potential, gate oxide dielectric constant, gate metal work function, and different materials used. Finally, expressions for the surface potential of the channel along with the tunneling current are obtained, accurately capturing their variation with the gate and drain biases. The proposed method is verified by the agreement between its analytical results and technology computer-aided design (TCAD) simulation results.

Keywords Analytical modeling · Double-gate vertical t-shaped TFET (DG V t-TFET) · Band-two-band tunneling (B2BT) · Poisson's equation · Subthreshold swing (SS) · Parabolic approximation · Surface potential

1 Introduction

As technology advances at an accelerating pace, the scaling down of device dimensions with other device properties has resulted in major challenges including the reduction of power dissipation and leakage currents. In this regard, the nanoscale regime is one field that has opened up for further research. Since metal–oxide–semiconductor field-effect transistors (MOSFETs) have formed the backbone of integrated circuits for more than half a century but their size reduction has now reached a limit, it has become essential to propose new device structures for use in integrated circuits with properties including low power consumption, optimized

area for circuit implementation, and high speeds to enable circuits to operate at higher frequencies [1, 2]. Tunnel FETs have been widely investigated in this regard owing to their extraordinary capabilities such as steeper subthreshold slope (SS) and low threshold voltage (V_T) combined with a high I_{ON}/I_{OFF} current ratio for use in ultralow-power applications [3–5].

Despite the above-mentioned benefits, TFETs also suffer from their own set of problems, including the weak I_{ON} current and the occurrence of ambipolarity, which induces a rise in the I_{OFF} current due to leakage that cannot be completely eliminated [6–8]. The lower I_{ON} current is due to the poor efficiency of band-to-band tunneling (B2BT) which occurs due to various factors such as the wider and indirect nature of the bandgap and the high effective carrier mass [9, 10]. Despite these limitations, extended studies have been carried out to increase the value of I_{ON} of silicon TFETs, which involves the use of heterojunctions with narrower-bandgap materials such as Ge, InAs, and SiGe as well as high- k dielectric oxide materials [11]. Also, arranging the source, channel, and drain in the vertical direction can enhance the scalability of simulated devices. Various aspects of such

✉ Shailendra Singh
shailendras.ec.18@nitj.ac.in

Balwinder Raj
rajb@nitj.ac.in

¹ Nanoelectronics Research Lab, Department of Electronics and Communication Engineering, National Institute of Technology Jalandhar, Jalandhar 144011, India

vertical TFETs have been extensively studied using TCAD simulations [12, 13]. However, to provide further insight into the operation of these devices and to carry out effective simulations of circuits using them, compact analytical modeling is still required. Compared with MOSFET models, the channel of tunneling devices should be modeled considering both the electrostatics and carrier transport process [14–16].

Earlier studies on single-metal-gate TFET modeling in literature suffer from various drawbacks [17–19], for example, the use of series expansions to describe the surface potential of the channel, which is comparatively complicated and computationally inefficient [20–22]. In the cited article, detailed TCAD simulations demonstrate that, as one moves from along the channel from the source to drain, the surface potential tends to fluctuate within the drain depletion region until reaching the drain potential. This finding leads to the conclusion that the drain depletion region cannot be ignored when computing such models. Therefore, a basic analytical model for the double-gate vertical t-shaped TFET is needed, taking into account the source and drain depletion regions as well as the B2BT at both junctions.

Such a 2-D analytical model for the surface potential of the double-gate vertical t-shaped TFET is discussed herein using a pseudo-2-D Poisson’s equation to the source and drain depletion regions with an accurate device channel length using an iterative approach. The model is developed by integrating the band-two-band generation rate at the source–channel and channel–drain depletion regions [9, 23]. The drive current model uses the Kane model for the tunneling process, under the assumption that the electric field is uniform at both the source–channel and channel–drain junctions. In the following section, the analytical model is validated by comparing its results with TCAD simulation results.

2 The development of the surface potential model

Figure 1 shows a schematic diagram of the double-gate vertical t-shaped TFET device considered herein, with the following assumptions: p^{++} source doping (N_s) = $5 \times 10^{20} \text{ cm}^{-3}$, n^+ channel doping (N_{ch}) = $1 \times 10^{15} \text{ cm}^{-3}$, and n^{++} drain doping (N_d) = $1 \times 10^{18} \text{ cm}^{-3}$, with HfO_2 as the gate oxide with thickness $t_{ox} = 2 \text{ nm}$. The channel length (L_c) of the device is 60 nm, and the metal gate work function (ϕ_m) is taken as 4.15 eV. The length of the source and drain regions is kept at 30 nm each. To maintain a low I_{OFF} current, the drain-to-source doping ratio is kept low. The electron affinity (χ_{Si}) and bandgap (E_g) of silicon are taken at the default values of 4.17 eV and 1.1 eV, respectively, from the TCAD Synopsis manual [24, 25]. For convenience, the source–channel





Fig. 1 A schematic diagram of the n -channel DG V t-TFET, separated into five regions (R1, R2, R3, R4 and R5), with interfaces at $L_0, L_1, L_2, L_3, L_g,$ and L_4 and corresponding surface potentials $z_{S1}(x), z_{S2}(x), z_{S3}(x), z_{S4}(x),$ and $z_{S5}(x),$ respectively

and drain–channel junctions are supposed to be abrupt. The source voltage (V_s) of the device is kept grounded and considered as the reference voltage. The gate voltage (V_g) is variable, while the drain voltage (V_d) operates as the input voltage and is fixed at 0.8 V. As shown in Fig. 1, the entire unit is separated into regions. R1 and R4 are the source and drain depletion region, respectively, whereas the channel section is considered to be R_{ch} , where the inversion charge layer forms, being split into three separate regions R2, R3 or R_{ch} , and R4, respectively, corresponding to the tunneling gate. $L_1, L_2, L_3,$ and L_4 are the lengths of the depletion region formed in the source–channel and channel–drain junctions. The length L_2 is comparatively greater than L_1 in the source–channel junction, and vice versa in the drain–channel junction. This occurs due to the inverse proportionality between the depletion length and doping concentration. The concentration at the source and the drain is higher at the source and the drain region as discussed. The device parameters used in modeling and simulation are presented in Table 1.

The energy band diagram for the proposed device is shown in Fig. 2, clearly demonstrating the distinction between the ON and OFF states of the silicon-material n -type DG V t-shaped TFET device, where E_c and E_v are the conduction and valence band of the device. The 2-D Poisson equation is solved in all these regions using appropriate boundary conditions to determine the 2-D potential and thereby the electrical field. Using a parabolic approximation for the potential, an iterative approach is applied to measure the depletion lengths associated with regions R1 and R4.

Table 1 The parameter values used in the device simulations

Parameter	Value
p^{++} source doping conc. (N_s)	$5 \times 10^{20} \text{ cm}^{-3}$
n^+ channel doping conc. (N_{ch})	$1 \times 10^{15} \text{ cm}^{-3}$
n^{++} drain doping conc. (N_d)	$1 \times 10^{18} \text{ cm}^{-3}$
Metal gate work function (ϕ_m)	4.15 eV
Gate oxide material	HfO ₂
Gate oxide thickness (t_{ox})	2 nm
Source length	30 nm
Channel length (L_c)	60 nm
Drain length	30 nm

**Fig. 2** The energy band diagram of the double-gate silicon vertical t-shaped tunnel FET as a function of $V_{gs}=0$ V and 0.6 V for the ON and OFF state at $V_{ds}=0.5$ V

2.1 The model for the surface potential

The entire DG vertical t-shaped TFET device is divided into five regions as shown in Fig. 1. Regions R1 and R2 are defined due to the depletion area formed at the source–channel interface, while region R3 is a lightly doped intrinsic channel. Similarly, regions R4 and R5 are the depletion region at the channel–drain interface.

To model the surface potential of the device, the simple 2D Poisson equation is applied and solved using boundary conditions appropriate for the device [26, 27]. The generation rate of carriers corresponding to the band-to-band tunneling (B2BT) process depends on the electrical field in the tunneling junction. The electrostatics of the device is not greatly affected by mobile charges [24] when the device makes the transition from the OFF- to ON-state. Therefore, the 2-D Poisson equation can be written as

$$\frac{\partial^2 \varphi_i(x, y)}{\partial x^2} + \frac{\partial^2 \varphi_i(x, y)}{\partial y^2} = \frac{qN_R}{\epsilon_{Si}}, \quad (1)$$

where $\varphi_i(x, y)$ represents the electrostatic potential in region R1 and R2 (source–channel interface) and region R4 and R5 (drain–channel interface), q is the Coulomb charge, ϵ_{Si} is the permittivity of silicon, and N_r is the area assumed to be doped. For DG devices, the parabolic potential approximation using a second-order polynomial is expressed as

$$\varphi_i(x, y) = a_0(x) + a_1(x)y + a_2(x)y^2, \quad (2)$$

where $a_0(x)$, $a_1(x)y$, and $a_2(x)y^2$ are the coefficients of the function x to be found from the boundary conditions in the y -direction. The basic boundary conditions are obtained by applying the continuity of the potential and electric field displacement vector in regions R1 and R2 (front side) and regions R4 and R5 (back side) of the body–oxide interfaces [28] as follows:

(1) The first boundary condition arises from the fact that the potential at the semiconductor–oxide interface is equal to the surface potential $\varphi_i(x)$, which provides the following equations:

$$\varphi_i(x, 0) = \varphi_i(x, t_{Si}) = \varphi_i(x). \quad (3)$$

(2) The second boundary is obtained from the definition of the electrical field displacement vector, which is constant across the semiconductor–oxide interface, giving the relationship

$$\frac{\partial \varphi_i(x, y)}{\partial y} = -\frac{\epsilon_{ox}}{\epsilon_{Si}t_{ox}}(V_{g1} - \varphi_i(x, 0)). \quad (4)$$

This equation is evaluated at $y=0$, where c_{ox} is the capacitance of the gate oxide per unit area (which must be equal to ϵ_{ox}/t), ϵ_{Si} is the permittivity of silicon, ϵ_{ox} is the permittivity of the oxide material, and the effective oxide thickness is $t=t_{ox}$ for regions R2 and R3, whereas for regions R1 and R4, $t=t_{ox}/2$ is used to take account of the effect of fringing fields on the surface potential caused by the gate. V_{g1} is the potential difference between the gate–source voltage and the flat-band voltage, given as:

$$V_{g1} = V_{gs} - V_{fb}. \quad (5)$$

$$\frac{\partial \varphi_i(x, y)}{\partial y} = \frac{\epsilon_{ox}}{\epsilon_{Si}t_{ox}}(V_{g1} - \varphi_i(x, t_{Si})). \quad (5.1)$$

This condition is evaluated at $y=t_{Si}$ (back-side surface potential), where t_{Si} is the thickness of the device silicon body.

$$\frac{\partial \varphi_i(x, y)}{\partial y} = \frac{\epsilon_{ox}}{\epsilon_{Si} t_{ox}} (V_{g1} - \varphi_i(x)). \tag{6}$$

(3) The third boundary conditions results from the fact that, at $y = t_{Si}/2$, the electric field must be zero.

The mentioned constants are then derived using these boundary conditions, resulting in the following values after solving Eqs. (2)–(6):

$$a_0(x) = \varphi_i(x), \tag{7}$$

$$a_1(x) = -\frac{C_{ox}}{\epsilon_{Si}} (V_{g1} - \varphi_i(x)), \tag{8}$$

$$a_2(x) = \frac{C_{ox}}{2\epsilon_{Si} t_{Si}} (V_{g1} - \varphi_i(x)). \tag{9}$$

Application of these constants in the original equation yields second-order differential equations for the surface potential, an equation that also takes into account the fringing capacitance (C_f), which can be further subdivided into inner (C_{inf}) and outer fringing capacitances (C_{outf}) due to the fringing effect at the interface [29]. The resulting relationship can be expressed as

$$\frac{d^2 z_{S1}(x)}{dx^2} - \frac{z_{S1}(x)}{\omega_1^2} = -\frac{(V_{g1} - \frac{qN_a t_{Si}}{2C_f})}{\omega_1^2}, \tag{10}$$

$$\omega_1 = \sqrt{\frac{t_{Si} \epsilon_{Si}}{2C_f}}, \tag{11}$$

where

$$C_f = C_{inf} + C_{outf} - \frac{\epsilon_{ox}}{t_{ox}}. \tag{12}$$

Additionally, in region R3, the inner fringing capacitance is a function of the surface potential. Meanwhile, the capacitance of the outer fringing depends on the thickness t_{ox} of the gate oxide. $z_{S1}(y)$ is the surface potential in region R1, whereas for region R2, it is $z_{S2}(y)$. This is done to avoid confusion in the software work and the typical protocol that is applied. These expressions are given as follows:

$$C_{inf} = C_{inf,max} \exp \left| \frac{V_{g2} - \frac{\phi_{dg}}{2}}{\frac{3\phi_{dg}}{2}} \right|^2, \tag{13}$$

and

$$C_{inf,max} = \frac{2\epsilon_{Si}}{\pi(t_{Si}/2)} \ln \left(1 + \frac{t_{Si}}{2t_{ox}} \right), \tag{14}$$

$$C_{outf} = \frac{2\epsilon_{ox}}{\pi t_{ox}} \ln \left(1 + \frac{h_g}{t_{ox}} \right), \tag{15}$$

where h_g is the height of the gate stack resulting from conformal mapping.

To obtain the particular solution of the equation, the boundary conditions at the tunneling junctions must be applied, thus yielding the depletion width L_1 and L_2 in region R1 and R2, respectively, and likewise for regions R4 and R5, thus finally giving the lengths L_3 and L_4 . Two boundary conditions are used to solve the equation for region R1 and R2:

$$z_{S1}(-L_1) = -\phi_f, \tag{16}$$

$$\frac{\partial z_{S1}(x)}{\partial x} \approx 0. \tag{17}$$

This condition is evaluated at $x = -L_1$ and gives the solution for the surface potential in region R1 in terms of the depletion width L_1 . The surface potential relation is

$$z_{S1}(x) = -\frac{qN_{seff}(x + L_1)^2}{2\epsilon_{Si}} - \phi_f, \tag{18}$$

where

$$N_{seff} = \frac{2\epsilon_{Si}}{q} \left(\frac{qN_a}{2\epsilon_{Si}} - \frac{C_{ox} V_{g1}}{\epsilon_{Si} t_{Si}} \right) \tag{19}$$

and

$$\phi_f = V_{th} \ln \left(\frac{N_a}{N_i} \right). \tag{20}$$

Similarly, the following expression for the surface potential in region R2 can be derived using the same method:

$$z_{S2}(x) = V_{g2} - (V_{g2} - \phi_{dg}) \cosh \left(\frac{(x - L_2)}{\omega_2} \right), \tag{21}$$

where

$$\omega_2 = \sqrt{\frac{t_{Si} \epsilon_{Si}}{2C_{ox}}}. \tag{22}$$

Since the potential and electrical field are constant at the source–channel junction [24], the above-mentioned surface potential expressions for regions R1 and R2 can be equated with the surface potential at $x = 0$ to determine the two unknowns L_1 and L_2 :

$$z_{S1}(x) = z_{S2}(x) \equiv \varphi(0), \tag{23}$$

and

$$\frac{\partial z s_1(x)}{\partial x} = \frac{\partial z s_2(x)}{\partial x}. \tag{24}$$

To determine the unknown, this expression is evaluated at $x=0$, with $\varphi(0)$ given as

$$\varphi_{\text{chc}} = X + V_{\text{th}} \ln \left(\frac{1}{V_{\text{th}}} \left(V_{\text{th}} + \frac{\sqrt{X}}{\sqrt{X} + \gamma_1} (V_{\text{gs}} - V_{\text{fb}} - X) + \frac{1}{2} \left(\frac{X}{(\sqrt{X} + \gamma_1)^2} - \frac{\gamma_1(X - 2)}{2(\sqrt{X} + \gamma_1)^3} \right) (V_{\text{gs}} - V_{\text{fb}} - X)^2 \right) \right). \tag{33}$$

$$\varphi(0) = - \left((V_{\text{gs}} - V_{\text{fb1}} - \phi_{\text{dg}})^2 + 2(V_{\text{gs}} - V_{\text{fb1}})\phi + \phi^2 \right)^{0.5} + (V_{\text{gs}} - V_{\text{fb1}} + \phi), \tag{25}$$

where

$$\phi = \frac{qN_{\text{seff}}\omega_2^2}{\epsilon_{\text{Si}}}, \tag{26}$$

which gives

$$L_1 = \sqrt{\frac{2\epsilon_{\text{Si}}(\varphi(0) - \phi_f)}{qN_{\text{seff}}}} \tag{27}$$

and

$$L_2 = \omega \cosh^{-1} \left(\frac{V_{\text{gs}} - V_{\text{fb1}} - \varphi(0)}{V_{\text{gs}} - V_{\text{fb1}} - \phi_{\text{dg}}} \right). \tag{28}$$

The surface potential in the channel region is also modeled, resulting in a continuous function X that depends on both biases and also describes the assumed dual modulation effect, i.e., the transition from the gate- to drain-controlled regime. The X function can be expressed as

$$X = \frac{1}{2} \left[V_{\text{ds}} + \varphi + \varphi_{\text{chd}} - \sqrt{(-V_{\text{ds}} - \varphi + \varphi_{\text{chd}})^2 + \alpha^2} \right], \tag{29}$$

$$\varphi_{\text{chd}} = \frac{1}{2} \left(\sqrt{V_{\text{gs}} - V_{\text{fb}} + \frac{\gamma_1^2}{4}} - \frac{\gamma_1}{2} \right)^2, \tag{30}$$

and

$$\varphi = V_{\text{th}} \ln \left(\frac{N_a N_i}{n_i^2} \right). \tag{31}$$

Also,

$$\gamma_1 = \frac{\sqrt{2\epsilon_{\text{Si}}qN_{\text{Si}}}}{C_{\text{ox}}}. \tag{32}$$

For each iteration, we take α as a small factor equal to 0.04 [22]. Ultimately, this yields an expression for the surface potential in the channel (region R3) denoted by φ_{chc} and expressed as

The calculations for determining the surface potential at the drain–channel interface in regions R4 and R5 are identical to those used for the source–channel interface, i.e., for regions R1 and R2, but with the changes associated with the voltages, thus influencing the potential and the length of the device, based on which the surface potential is obtained as

$$z s_4(x) = V_{\text{g2}} - (V_{\text{g2}} - \phi_{\text{dg}}) \cosh \left(\frac{(x - L_g + L_3)}{\omega_2} \right), \tag{34}$$

$$z s_5(x) = - \frac{qN_{\text{deff}}(x - L_1 - L_4)^2}{2\epsilon_{\text{Si}}} - \phi_{\text{f1}}, \tag{35}$$

where

$$\phi_{\text{f1}} = V_{\text{th}} \ln \left(\frac{N_d}{N_i} \right) \tag{36}$$

and

$$N_{\text{deff}} = \frac{2\epsilon_{\text{Si}}}{q} \left(\frac{qN_d}{2\epsilon_{\text{Si}}} - \frac{C_{\text{ox}}V_{\text{g2}}}{\epsilon_{\text{Si}}\epsilon_{\text{Si}}} \right). \tag{37}$$

Equations (4) and (5) are evaluated at $x=L_g$ and are equated at the same boundary conditions as in the case of regions R1 and R2 but changing the length in the equation. The depletion lengths L_3 and L_4 are thus extracted next, and according to the light doping of the channel relative to the drain, the depletion width L_3 is greater than L_4 .

The results obtained from Eqs. (18), (21), (33), (34), and (35) are now compared with those obtained from the TCAD simulations conducted using the Sentaurus simulation tool to verify their consistency for regions R1, R2, R3, R4, and R5. Figure 3 shows the results obtained for the surface potential using the TCAD simulations in comparison with those of the proposed model, revealing a good match between the two sets of observations. The potential depends linearly on the gate bias but will saturate for the drain bias, from which




Fig. 3 A comparison of the results obtained from the TCAD simulations and the model derived herein for the surface potential versus the distance along the channel of the device at $V_{gs} = 0.6$ V and $V_{ds} = 0.5$ V




Fig. 4 A comparison of the results obtained from the TCAD simulations versus the model derived herein for the variation of the surface potential in the channel when changing the gate terminal voltage for $V_{ds} = 0.5$ V

it can be concluded that the DG V t-TFET has a high output resistance and can thus be used in low-power circuits or applications [4, 14].

2.2 The gate regulation of the surface potential in the channel

Figure 4 shows the surface potential of the channel (ϕ_{chc}) when the gate bias is varied from 0.55 to 0.8 V but keeping the drain bias constant at 0.5 V. Inspection of this figure

reveals that, for low gate voltage, the surface potential increases linearly with V_{gs} . However, for high gate voltage, the surface potential saturates at the potential $\phi'_{ch,sat}$ and becomes independent of the gate bias voltage. This occurs because the inversion charge mode, which is similar to the strong inversion mode of a MOSFET, screens the surface potential from additional bending in the bias regime.

The estimation of band bending with reference to the DG V t-TFET is quite different. First, an extremely low magnitude of the inversion charge density N_{inv} , which is equivalent to the doping concentration of the channel N_{ch} , corresponds to effective screening of the gate modulation due to the light channel doping of the device, occurring when the surface potential reaches $2\phi fp$, where ϕfp is defined as the potential difference between the intrinsic Fermi potential E_{fi} and the hole Fermi potential E_{fp} , characterized as $\ln(N_{ch}/n_i)kT/q$. The surface potential will continue to increase even after $\phi_{chc} = 2\phi fp$, unless and until there is sufficient inversion charge to screen the gate modulation effectively. Therefore, in this case, the screening parameter for the gate modulation changes from $\phi'_{ch,sat} = -2\phi fp$ for a MOSFET to $\phi'_{ch,sat} = \phi$ for the DG V t-TFET, where ϕ is the potential required to obtain an adequate inversion charge to screen the gate modulation.

$$\phi = \left(\frac{KT}{q} \right) \ln \left(\frac{N_{ch} N_{inv}}{n_i^2} \right), \tag{38}$$

where n_i is the intrinsic carrier concentration of silicon, N_{ch} is the doping concentration of the channel, and N_{inv} is the density of inversion charges actually required to screen the gate modulation.

Using the simple 2-D Poisson equation, the potential in regions R1 and R2 can be calculated. This equation is then solved using the homogeneous differential equation approach with two boundary conditions that must be balanced in the source–channel region with L_1 and L_2 as the solutions for the depletion lengths. It is important to estimate the surface potential accurately, as it generates the formula to determine the drain current of the device. The model presented herein therefore includes the effect of both biasing voltages on the drain and gate terminals, which is referred to as the dual modulation effect. The inversion charges in the gate-controlled region are considered to be negligible, as the equation thus modeled for the surface potential in this region can be expressed as

$$\phi'_{ch,sat} = \left[\sqrt{V_{gs} - V_{fb} + \frac{\gamma^2}{4}} - \frac{\gamma}{2} \right]^2, \tag{39}$$

In comparison with the simulations, the model obtained using these equations yields excellent results.

2.3 The drain regulation of the surface potential in the channel

The saturation of the surface potential also depends on the drain bias, thus the transition of the device from the gate- to drain-controlled region is given by the equation below, where γ is the body factor defined as

$$\sqrt{2E_{\text{Si}}qN_{\text{ch}}/C_{\text{ox}}} \text{ and } V_{\text{fb}} \text{ is the flat-band voltage:}$$

$$V_{\text{tr}} = V_{\text{fb}} + V_{\text{ds}} + \phi + \gamma\sqrt{V_{\text{ds}} + \phi}. \quad (40)$$

When V_{tr} crosses this voltage level, the channel is biased towards the drain-controlled regime. Figure 5 shows the variation of the surface potential with the drain bias, revealing that the surface potential is linearly related to the drain bias voltage V_{ds} in the range from 0.45 to 0.7 V while keeping the gate bias constant at 0.8 V. Moreover, as the voltage V_{ds} increases and as soon as V_{ds} and V_{gs} fulfill the transition condition, the device is again biased in the gate-controlled region, where the effect of the gate voltage is more prominent and thus the surface potential is no longer under the influence of the drain voltage.

Thus, the surface potential of the device saturates with the device current and the tunnel width output. The drain saturation voltage during this transition from drain to gate control can be expressed as

$$V_{\text{dss}} = \left[\sqrt{V_{\text{gs}} - V_{\text{fb}} + \frac{\gamma^2}{4}} - \frac{\gamma}{2} \right]^2 - \phi. \quad (41)$$

From the discussion above, it can be concluded that the surface potential of the device is regulated alternatively by the




Fig. 5 A comparison of the results obtained from the TCAD simulations versus the model derived herein for the variation in the channel surface potential with the drain terminal voltage for $V_{\text{gs}} = 0.8$ V

gate terminal voltage (V_{gs}) and drain terminal voltage (V_{ds}) in the gate- and drain-controlled regime, respectively. The transition from one region to the other must thus be treated carefully; this regulation of the surface potential by the two terminal voltages is called the dual modulation effect in DG V t-TFET devices.

The approximations used to obtain these results lead to a large error when applying this surface potential model to develop the drain current model. Inversion charges cannot screen the gate modulation perfectly at the transition point, thus the device's potential increases slightly, as shown by the slight slope in the result obtained.

2.4 The validation of the model results

Additional results are obtained by varying some other parameters such as the device material, different dielectric constants, as well as the work function of the gate metal. Such modifications lie within the field of gate or material engineering to improve the ON current of the device. First of all, the influence of the dielectric constant on the potential of the device is considered, assuming that all the other parameters of the device are kept constant. From the expressions above, it can be concluded that the the surface potential of the device is exponentially related to the dielectric constant [9]. The results obtained are plotted in Fig. 6. There are a few advantages of using a high- k dielectric constant, and HfO_2 is used as the dielectric material in this work because it decreases the corresponding oxide thickness without reducing its physical thickness, although it can be reduced to a certain extent to avoid direct tunneling of charge carriers through the gate.




Fig. 6 A comparison of the results obtained from the TCAD simulations versus the model derived herein for the variation of the surface potential of the channel due to the variation in the dielectric constant for $V_{\text{gs}} = 0.8$ V

Increasing the work function of the gate metal will make it more of a *p*-type material, so increasing this work function for the *n*-type DG vertical t-shaped TFET device will degrade its performance, as this will decrease the surface potential of the device [28]. Increasing the work function above 4.1 eV will make it *p*-type, thus there will be more hole carriers, which will impede the tunneling of electrons from the source; likewise, if the work function is decreased below 4.1 eV, the number of carriers that allow current to flow in the device will increase, as will the surface potential. The results obtained using the model derived herein and the TCAD simulations are assembled and presented for comparison in Fig. 7.

As the bandgap of validated silicon technologies is somewhat higher, the TFET made from silicon exhibits a low tunneling current. Therefore, to improve the ON current of the device, the use of compound semiconductors is investigated with the main objective of reducing the bandgap and thereby increasing the current, while at the same time recalling that the OFF current of the device should not rise above a limit which increases the leakage current [6–8]. Compound semiconductors can be a combination of two elements, e.g., GaAs and InAs here, being known as binary compound semiconductors. The corresponding results are plotted for comparison with other semiconductors along with the simulated results. The results obtained for the ternary compound semiconductor InGaAs are also presented. The other main reason for using compound semiconductors is that their carriers exhibit direct tunneling while silicon has an indirect tunneling mechanism. As the bandgap is reduced, the current increases, as well as the surface potential of the device [14, 17]. The effective bandgap is reduced to allow a greater

number of carriers to tunnel and thereby conduct the current. InAs has the lowest bandgap (0.35 eV) among all the compound semiconductors used in this comparative study, thus the plot of the surface potential of the DG V t-TFET shows a maximum saturated value for InAs but the lowest for silicon material. Figure 8 shows the resulting comparison among the considered materials.

3 The model for the drain current

The current I_{ds} mechanism in the DG V-tTFET is based on band-to-band tunneling of electrons from the valence band of the source to the conduction band of the channel region. The tunneling generation rate (G_{B2BT}) can be determined using the Kane model [30]. The cumulative drain current is determined by integration of the band-two-band generation rate per unit volume of the device. Therefore,

$$I_{ds} = q \iint G_{B2BT} dx dy. \tag{42}$$

Kane’s model is used to calculate the tunneling generation rate (G_{B2BT}) as

$$G_{B2BT} = A \frac{|E|^{2.5}}{\sqrt{E_g}} \exp \left[-B \frac{E_g^{3/2}}{|E|} \right], \tag{43}$$

where E_g is the energy bandgap of silicon.

In this expression, $|E|$ is the magnitude of the electric field, being defined as $|E| = \sqrt{E_x^2 + E_y^2}$, while A and B are




Fig. 7 A comparison of the results obtained from the TCAD simulations versus the model derived herein for the variation in the channel surface potential due to the variation in the work function for $V_{gs} = 0.8$ V




Fig. 8 A comparison of the results obtained from the TCAD simulations versus the model derived herein for the variation in the channel surface potential due to the variation in the material used at $V_{gs} = 0.6$ V and $V_{ds} = 0.5$ V




Fig. 9 A comparison of the transfer curves of drain current $\log(I_{ds})$ versus gate voltage (V_{gs}) for the DG V t-TFET obtained from the simulations and the analytical model at $V_{ds}=0.5$ V for a channel length of 60 nm

model parameters, taking the values $4 \times 10^{14} \text{ cm}^{-3} \text{ s}^{-1}$ and $1.9 \times 10^7 \text{ V/cm}$, respectively [23]. The distribution of the electric field along the channel length can be obtained by differentiating the surface potential. The vertical electric field E_x and lateral electric field E_y are then given by

$$E_x(x, y) = -\frac{\partial \varphi_i(x, y)}{\partial x}, \quad (44)$$

$$E_y(x, y) = -\frac{\partial \varphi_i(x, y)}{\partial y}. \quad (45)$$

Figure 9 shows the $\log I_{ds}-V_{gs}$ characteristics given by the model using Eq. (42) at $V_{ds}=0.5$ V. The subthreshold slope (SS) of the device is reported to be 32.15 mV/decade as derived via the constant-current method. This figure also shows a comparison of the simulated and analytical results, revealing that the drain current results obtained using the derived model are in good agreement with the simulations in the subthreshold region.

4 Conclusions

A 2-D analytical model for the surface potential and drain current of a DG vertical t-shaped TFET is developed. The model shows excellent agreement with the results of TCAD simulations for the variation of the surface potential with the gate and drain biases. The equations for the model are derived and the smallest depletion length obtained at $V_{gs}=0.6$ V and $V_{ds}=0.5$ V. The depletion lengths L_1 and L_2

for region R1 and R2 are obtained as 5.25 nm and 27 nm, while the depletion lengths L_3 and L_4 are calculated as 26 nm and 4.59 nm for region R4 and R5, respectively. These results can also be explained theoretically as the doping profile of the channel is lighter than that of the source or drain, hence its depletion width is greater. Finally, an expression for the surface potential of the channel (region R3) that accurately captures its variation with the drain and gate biases is obtained. The tunneling widths derived from this surface potential model are further extended using the Kane model to derive the tunneling current, assuming an average constant electric field along the tunneling path. The resulting model is accurate in both the subthreshold and ON-state (strong inversion) operating regions.

Acknowledgements The authors thank the VLSI design group of NIT Jalandhar for their interest in this work and useful comments that led to the final form of this paper. The support of DST-SERB Project ECR/2017/000922 is gratefully acknowledged. The authors also thank NIT Jalandhar for the laboratory facilities and research environment to carry out this work.

References

1. Koswatta, S.O., Lundstrom, M.S., Nikonov, D.E.: Performance comparison between pin tunneling transistors and conventional MOSFETs. *IEEE Trans. Electron Devices* **56**(3), 456–465 (2009). <https://doi.org/10.1109/TED.2008.2011934>
2. Kim, S., Choi, W.Y.: Improved compact model for double-gate tunnel field-effect transistors by the rigorous consideration of gate fringing field. *Jpn. J. Appl. Phys.* **56**(8), 084301 (2017)
3. Choi, W.Y., Park, B.-G., Lee, J.D., Liu, T.-J.K.: Tunneling field-effect transistors (TFETs) with subthreshold swing (SS) less than 60 mV/dec. *IEEE Electron Device Lett.* **28**(8), 743–745 (2007). <https://doi.org/10.1109/LED.2007.901273>
4. Khatami, Y., Banerjee, K.: Steep subthreshold slope n- and p-type tunnel-FET devices for low-power and energy-efficient digital circuits. *IEEE Trans. Electron Dev.* **56**(11), 2752–2760 (2009). <https://doi.org/10.1109/TED.2009.2030831>
5. Krishnamohan, T., Kim, D., Raghunathan, S., Saraswat, K.: Double-gate strained-Ge heterostructure tunneling FET (TFET) with record high drive currents and 60 mV/dec subthreshold slope. In: 2008 IEEE International Electron Devices Meeting, pp. 1–3. IEEE (2008). <https://doi.org/10.1109/iedm.2008.4796839>
6. Sun, M.-C., Kim, S.W., Kim, G., Kim, H.W., Lee, J.-H., Shin, H., Park, B.-G.: Scalable embedded Ge-junction vertical-channel tunneling field-effect transistor for low-voltage operation. In: 2010 IEEE Nanotechnology Materials and Devices Conference, pp. 286–290. IEEE (2010). <https://doi.org/10.1109/nmdc.2010.5652410>
7. Toh, E.-H., et al.: Device physics and design of germanium tunneling field-effect transistor with source and drain engineering for low power and high performance applications. *J. Appl. Phys.* **103**(10), 104504 (2008)
8. Vandenberghe, W.G., et al.: Analytical model for a tunnel field-effect transistor. In: MELECON 2008—The 14th IEEE Mediterranean Electrotechnical Conference. IEEE (2008). <https://doi.org/10.1109/melcon.2008.4618555>

9. Boucart, K., Ionescu, A.M.: Double-gate tunnel FET with high- κ gate dielectric. *IEEE Trans. Electron Devices* **54**(7), 1725–1733 (2007). <https://doi.org/10.1109/TED.2007.899389>
10. Nigam, K., Kondekar, P., Sharma, D.: High frequency performance of dual metal gate vertical tunnel field effect transistor based on work function engineering. *Micro Nano Lett.* **11**(6), 319–322 (2016). <https://doi.org/10.1049/mnl.2015.0526>
11. Sant, S., Schenk, A.: Band-offset engineering for GeSn–SiGeSn hetero tunnel FETs and the role of strain. *IEEE J. Electron Devices Soc.* **3**(3), 164–175 (2015). <https://doi.org/10.1109/JEDS.2015.2390971>
12. Singh, S., Vishvakarma, S.K., Raj, B.: Analytical modeling of split-gate junction-less transistor for a biosensor application. *Sens. Bio-Sens.* **18**, 31–36 (2018). <https://doi.org/10.1016/j.sbsr.2018.02.001>
13. Badgujjar, S., et al.: Design and analysis of dual source vertical tunnel field effect transistor for high performance. *Trans. Electr. Electron. Mater.* **6**, 5–6 (2019). <https://doi.org/10.1007/s4234-1-019-00154-2>
14. Wang, P.-Y., Tsui, B.-Y.: Band engineering to improve average subthreshold swing by suppressing low electric field band-to-band tunneling with epitaxial tunnel layer tunnel FET structure. *IEEE Trans. Nanotechnol.* **15**(1), 74–79 (2016). <https://doi.org/10.1109/TNANO.2015.2501829>
15. Dubey, P.K., Kaushik, B.K.: T-shaped III–V heterojunction tunneling field-effect transistor. *IEEE Trans. Electron Devices* **6**(8), 3120–3125 (2017). <https://doi.org/10.1109/TED.2017.2715853>
16. Chen, S., Liu, H., Wang, S., Li, W., Wang, X., Zhao, L.: Analog/RF performance of T-shape gate dual-source tunnel field-effect transistor. *Nanoscale Res. Lett.* **13**(1), 321 (2018). <https://doi.org/10.1186/s11671-018-2723-y>
17. Kumar, S., Raj, B.: Simulations and modeling of TFET for low power design. In: Chapter no. 21 in the Book Titled “Handbook of Research on Computational Simulation and Modeling in Engineering”, pp. 650–679. IGI Global, USA (2015). <https://doi.org/10.4018/978-1-4666-8823-0.ch021>
18. Kumar, S., Raj, B.: Compact channel potential analytical modeling of DG-TFET based on evanescent-mode approach. *J. Comput. Electron.* **14**(3), 820–827 (2015). <https://doi.org/10.1007/s1082-5-015-0718-9>
19. Samuel, A.T.S., Balamurugan, N.B., Bhuvaneshwari, S., Sharmila, D., Padmapriya, K.: Analytical modelling and simulation of single-gate SOI TFET for low-power applications. *Int. J. Electron.* **101**(6), 779–788 (2014). <https://doi.org/10.1080/00207217.2013.796544>
20. Nayfeh, O.M., Hoyt, J.L., Antoniadis, D.A.: Strained-Si_{1-x}Ge_x/Si band-to-band tunneling transistors: impact of tunnel-junction germanium composition and doping concentration on switching behavior. *IEEE Tran. Electron Devices* **56**(10), 2264–2269 (2009). <https://doi.org/10.1109/TED.2009.2028055>
21. Lee, M.J., Choi, W.Y.: Analytical model of single-gate silicon-on-insulator (SOI) tunneling field-effect transistors (TFETs). *Solid-State Electron.* **63**(1), 110–114 (2011). <https://doi.org/10.1016/j.sse.2011.05.008>
22. Wu, C., et al.: An analytical surface potential model accounting for the dual-modulation effects in tunnel FETs. *IEEE Trans. Electron Devices* **61**(8), 2690–2696 (2014). <https://doi.org/10.1109/TED.2014.2329372>
23. Sentaurus User’s Manual, Synopsys, Inc., Mountain View (2017)
24. Prabhat, V., Dutta, A.K.: Analytical surface potential and drain current models of dual-metal-gate double-gate tunnel-FETs. *IEEE Trans. Electron Devices* **63**(5), 2190–2196 (2016). <https://doi.org/10.1109/TED.2016.2541181>
25. Semiconductor Industry Association (SIA), International Technology Roadmap for Semiconductors (ITRS) (2015)
26. Bagga, N., Dasgupta, S.: Surface potential and drain current analytical model of gate all around triple metal TFET. *IEEE Trans. Electron Devices* **64**(2), 606–613 (2017). <https://doi.org/10.1109/TED.2016.2642165>
27. Gholizadeh, M., Hosseini, S.E.: A 2-D analytical model for double-gate tunnel FETs. *IEEE Trans. Electron Devices* **61**(5), 1494–1500 (2014)
28. Pandey, P., Vishnoi, R., Kumar, M.J.: A full-range dual material gate tunnel field effect transistor drain current model considering both source and drain depletion region band-to-band tunneling. *J. Comput. Electron.* **14**(1), 280–287 (2015). <https://doi.org/10.1007/s10825-014-0649-x>
29. Zhang, L., He, J., Chan, M.: A compact model for double-gate tunneling field-effect-transistors and its implications on circuit behaviors. In: 2012 International Electron Devices Meeting. *IEEE* (2012). <https://doi.org/10.1109/iedm.2012.6478994>
30. Kane, E.O.: Theory of tunneling. *J. Appl. Phys.* **32**(1), 83–91 (1961)

Publisher’s Note Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.